



Semiconductors

Book S5

1984

Field-effect transistors

FIELD-EFFECT TRANSISTORS

	<i>page</i>
Selection guide	
N-channel junction field-effect transistors	1
N-channel junction field-effect transistors for switching.	3
N-channel junction field-effect transistors for differential amplifiers	4
Dual-gate N-channel MOS-FET's	5
N-channel MOS-FET's for switching	6
Type number survey (alpha-numerical)	7
General	
Type designation	11
Rating systems	13
Letter symbols	15
s-parameters	21
TO-92 variant transistors on tape	23
Soldering recommendations	27
Device data	
J-FET's	37
MOS-FET's	171
Accessories.	274
Semiconductor index relating to all Semiconductor Devices Handbooks.	275

DATA HANDBOOK SYSTEM

Our Data Handbook System comprises more than 50 books with specifications on electronic components, subassemblies and materials. It is made up of four series of handbooks:

ELECTRON TUBES	BLUE
SEMICONDUCTORS	RED
INTEGRATED CIRCUITS	PURPLE
COMPONENTS AND MATERIALS	GREEN

The contents of each series are listed on pages iv to viii.

The data handbooks contain all pertinent data available at the time of publication, and each is revised and reissued periodically.

When ratings or specifications differ from those published in the preceding edition they are indicated with arrows in the page margin. Where application information is given it is advisory and does not form part of the product specification.

Condensed data on the preferred products of Philips Electronic Components and Materials Division is given in our Preferred Type Range catalogue (issued annually).

Information on current Data Handbooks and on how to obtain a subscription for future issues is available from any of the Organizations listed on the back cover.

Product specialists are at your service and enquiries will be answered promptly.

ELECTRON TUBES (BLUE SERIES)

The blue series of data handbooks is comprised of the following parts:

- T1 Tubes for r.f. heating**
- T2a Transmitting tubes for communications, glass types**
- T2b Transmitting tubes for communications, ceramic types**
- T3 Klystrons, travelling-wave tubes, microwave diodes**
- ET3 Special Quality tubes, miscellaneous devices (will not be reprinted)**
- T4 Magnetrons**
- T5 Cathode-ray tubes**
Instrument tubes, monitor and display tubes, C.R. tubes for special applications
- T6 Geiger-Muller tubes**
- T7 Gas-filled tubes**
Segment indicator tubes, indicator tubes, dry reed contact units, thyratrons, industrial rectifying tubes, ignitrons, high-voltage rectifying tubes, associated accessories
- T8 Picture tubes and components**
Colour TV picture tubes, black and white TV picture tubes, colour monitor tubes for data graphic display, monochrome monitor tubes for data graphic display, components for colour television, components for black and white television and monochrome data graphic display
- T9 Photo and electron multipliers**
Photomultiplier tubes, phototubes, single channel electron multipliers, channel electron multiplier plates
- T10 Camera tubes and accessories**
- T11 Microwave semiconductors and components**
- T12 Vidicons and Newvicons**
- T13 Image intensifiers**
- T14 Infrared detectors**

SEMICONDUCTORS (RED SERIES)

The red series of data handbooks comprises:

S1 Diodes

Small-signal germanium diodes, small-signal silicon diodes, voltage regulator diodes (< 1,5 W), voltage reference diodes, tuner diodes, rectifier diodes

S2 Power diodes, thyristors, triacs

Rectifier diodes, voltage regulator diodes (> 1,5 W), rectifier stacks, thyristors, triacs

S3 Small-signal transistors

S4a Low-frequency power transistors and hybrid modules

S4b High-voltage and switching power transistors

S5 Field-effect transistors

S6 R.F. power transistors and modules

S7 Microminiature semiconductors for hybrid circuits

S8 Devices for optoelectronics

Photosensitive diodes and transistors, light-emitting diodes, displays, photocouplers, infrared sensitive devices, photoconductive devices.

S9 Power MOS transistors

S10 Wideband transistors and wideband hybrid IC modules

INTEGRATED CIRCUITS (PURPLE SERIES)

The purple series of data handbooks comprises:

EXISTING SERIES

- IC1 Bipolar ICs for radio and audio equipment**
- IC2 Bipolar ICs for video equipment**
- IC3 ICs for digital systems in radio, audio and video equipment**
- IC4 Digital integrated circuits
CMOS HE4000B family**
- IC5 Digital integrated circuits – ECL
ECL10 000 (GX family), ECL100 000 (HX family), dedicated designs**
- IC6 Professional analogue integrated circuits**
- IC7 Signetics bipolar memories**
- IC8 Signetics analogue circuits**
- IC9 Signetics TTL logic**
- IC10 Signetics Integrated Fuse Logic (IFL)**
- IC11 Microprocessors, microcomputers and peripheral circuitry**

NEW SERIES

- IC01N Radio, audio and associated systems
Bipolar, MOS
- IC02N Video and associated systems
Bipolar, MOS
- IC03N Telephony equipment
Bipolar, MOS
- IC04N HE4000B logic family
CMOS
- IC05N HE4000B logic family uncased integrated circuits
CMOS (published 1984)
- IC06N PC54/74HC/HCU/HCT logic families
HCMOS
- IC07N PC54/74HC/HCU/HCT uncased integrated circuits
HCMOS
- IC08N 10K and 100K logic family
ECL
- IC09N 54/74: STD, LS, S, F logic series
TTL
- IC10N Memories
MOS, TTL, ECL
- IC11N Analogue - industrial
- IC12N Semi-custom gate arrays & cell libraries
ISL, ECL, CMOS
- IC13N Semi-custom integrated fuse logic
IFL series 20/24/28
- IC14N Microprocessors, microcontrollers & peripherals
Bipolar, MOS

Note

Books available in the new series are shown with their date of publication.

COMPONENTS AND MATERIALS (GREEN SERIES)

The green series of data handbooks comprises:

- C1 **Assemblies for industrial use**
PLC modules, PC20 modules, HN1L FZ/30 series, NORbits 60-, 61-, 90-series, input devices, hybrid ICs
- C2 **Television tuners, video modulators, surface acoustic wave filters**
- C3 **Loudspeakers**
- C4 **Ferroxcube potcores, square cores and cross cores**
- C5 **Ferroxcube for power, audio/video and accelerators**
- C6 **Synchronous motors and gearboxes**
- C7 **Variable capacitors**
- C8 **Variable mains transformers**
- C9 **Piezoelectric quartz devices**
Quartz crystal units, temperature compensated crystal oscillators, compact integrated oscillators, quartz crystal cuts for temperature measurements
- C10 **Connectors**
- C11 **Non-linear resistors**
Voltage dependent resistors (VDR), light dependent resistors (LDR), negative temperature coefficient thermistors (NTC), positive temperature coefficient thermistors (PTC)
- C12 **Variable resistors and test switches**
- C13 **Fixed resistors**
- C14 **Electrolytic and solid capacitors**
- C15 **Film capacitors, ceramic capacitors**
- C16 **Permanent magnet materials**
- C17 **Stepping motors and associated electronics**
- C18 **D.C. motors**
- C19 **Piezoelectric ceramics**
- C20 **Wire-wound components**

N-channel junction field-effect transistors

type number	envelope	RATINGS			CHARACTERISTICS						remarks
		$\pm V_{DS}$	P _{tot} at T _{amb}	-I _{GSS} max.	I _{DSS} min.-max.	-V(P) _{GS} max.	V _{fS} min. $f = 1\text{ kHz}$ mA/V	C _{rs} typ.	F typ.	V _n max.	
BC264A											
BC264B	TO-92 var.	30	300	25	10	2,0-4,5 3,5-6,5 5,0-8,0 7,0-12,0	2,5 3,0 3,5 4,0	1,2	0,5	-	hi-fi amplifiers and a.f. equipment
BC264C											
BC264D											
BF245A	TO-92 var.	30	300	75	5	2,0-6,5 6-15 12-25	8,0	3,0-6,5	1,1	1,5	-
BF245B											
BF245C											
BF247A	TO-92	25	250	75	5	30-80 60-140 110-250	0,6-14,5	8	3,5	-	v.h.f. and u.h.f. amp. general purpose sw.
BF247B											
BF247C											
BF256A	TO-92 var.	30	300	75	5	3-7 6-13 11-18	-	4,5	0,7	7,5	-
BF256B											
BF256C											
BF410A	TO-92 var.	20*	300	75	10	0,7-3,0 2,5-7,0 6-12	typ. 0,8 typ. 1,5 typ. 2,2	2,5 4,0 6,0	0,3	1,5	-
BF410B											
BF410C											
BF410D											
BF510											
BF511	SOT-23	20	250	65	10	0,7-3,0 2,5-7,0 6-12	typ. 0,8 typ. 1,5 typ. 2,2	2,5 4,0 6,0	0,3	1,5	-
BF512											
BF513											
BFR30	SOT-23	25	250	65	0,2	4-10 1-5	5 2,5	1,0-4,0 1,5-4,5	< 1,5	-	0,5
BFR31											
BFR101A	SOT-143	30	200	60	5	0,2-1,5 1-5	1,0 2,5	1,2 2,5	-	-	-
BFR101B											

* Asymmetrical.

N-channel junction field-effect transistors

type number	envelope	RATINGS				CHARACTERISTICS						remarks
		$\pm V_{DSS}$	P _{tot} at T _{amb}	- G _{SS} max.	I _{DSS} min.-max.	-V _{P(GS)} max.	Y _{fs} min. $f = 1\text{ kHz}$	C _{rs} typ.	F typ.	V _n max.		
	V	mW	oC	nA	mA	V	pF	dB	μV			
BFT46	SOT-23	25	250	65	0,2	0,2-1,5	1,2	1,0	< 1,5	-	0,5	general purpose ampl.
BFW10	TO-72	30	300	25	0,1	8-20	8	3,5-6,5	0,6	< 2,5		broad band up to 300 MHz and differential ampl.
BFW11						4-10	6	3,0-6,5				low current-low voltage applications
BFW12	TO-72	30	150	110	0,1	0,2-1,5	2,5	2,0	< 0,8	-	0,5	general purpose ampl.
BFW13						2-20	8	2,0-6,5	< 2,0	-	-	general purpose h.f. ampl.
BFW61	TO-72	25	300	25	1,0			3,0-6,5	< 3,0	< 5	-	general purpose h.f. ampl.
2N3822	TO-72	50	300	25	0,1	2-10	6	3,5-6,5	< 2,0	< 2,5	-	industrial i.f./r.f. ampl.
2N3823	TO-72	30	300	25	0,5	4-20	8					

N-channel junction field-effect transistors for switching

Type number	envelope	RATINGS			CHARACTERISTICS							
		$\pm V_{DS}$	P_{tot} at T_{amb}	V_C	mW	$-I_{GSS}$ (ISGO) max. pA	I_{DSS} min. mA	$-V(P)GS$ max. V	$r_{ds\ on}$ max. Ω	C_{fs} max. pF	t_{on} max. ns	t_{off} max. ns
BSR56												
BSR57	SOT-23	40	250	65	1000	50	10	25	5	9	25	
BSR58						8	6	40	5	10	50	
BSV78						50	11	25	5	20	100	
BSV79	TO-18	40	350	25	250	20	7.0	40	5	10	10	
BSV80						10	5.0	60	5	18	16	
2N3966	TO-72	30	300	25	100	2	6	220	1.5	30	32	
2N4091						30	10	30	120	100		
2N4092	TO-18	40	1800	25	200	15	7.0	50	5	25	40	
2N4093						8	5.0	80	5	35	60	
2N4391						50	10	30	60	60	80	
2N4392	TO-18	40	1800	25	100	25	5.0	60	3.5	15	20	
2N4393						5	3.0	100		35	50	
2N4856						50	10	25		9	25	
2N4857						20	6	40		10	50	
2N4858	TO-18	40	360	25	250	8	4	60	8	20	100	
2N4859						50	10	25	6	10	25	
2N4860						20	6	40	4	60	20	
2N4861						8					100	

N-channel junction field-effect transistors for differential amplifiers

type number	RATINGS				CHARACTERISTICS							
	individual transistor		total device		individual transistor				total device			
envelope	$\pm V_{DS}$	P _{tot} at T _{amb}	T _{amb}	-I _{GSS}	I _{DSS}	-V _{(P)GS}	$ \Delta V_{GS} $	$ \frac{d\Delta V_{GS}}{dT} $	$ \Delta \frac{g_{fs}}{g_{fs}}$	$ \frac{1}{g_{os}}$	$ \frac{g_{os}}{g_{fs}}$	CMRR
mW	oC	mW	oC	max. pA	mA	max. mV	max. mV	max. μV/K	max. Ω	max. μV/V	max. dB	min. dB
BFQ10												
BFQ11												
BFQ12												
BFQ13												
TO-71	30	250	75	250	75	100	0,5-10	3,5	5	5	6	10
BFQ14												
BFQ15												
BFQ16												
BFS21	30	300	25	30	100	-	> 1	6	20	75	15	60
BFS21A												
									10	1000	1000	60
									40	7,5	500	66

Dual-gate N-channel MOSFETs

type number	envelope V _{DB} V _{SB}	RATINGS			CHARACTERISTICS						remarks		
		V _{DS}	P _{tot} at T _{amb}	max. mA	± I _{GSS} max. pA	± I _{G1-SS} max. mA	I _{G2-SS} max. mA	I _{DSS}	-V _{(P)GS}	-V _{(P)G1-S}	Y _{fs} min. mA/V	C _{rs}	F
V	V	V	mW	°C	V	V	mA	V	V	V	f = 1 kHz	typ. FF	max. dB
BF960*	SOT-103	-	20	225	75	-	50	2-20	< 3,5	9,5	25	2,8**	r.f. stage - UHF TV tuner
BF964*	SOT-103	-	20	225	75	-	50	2-20	< 2,5	15	25	2,8	r.f./mixer stage VHF TV tuner
BF966*	SOT-103	-	20	225	75	-	50	2-20	< 2,5	15	25	3,9	r.f. stage UHF TV tuner
BF980*	SOT-103	-	18	225	75	-	25	-	< 1,3	17	25	2,8**	r.f./mixer stage VHF TV tuner
BF981*	SOT-103	-	20	225	75	-	50	4-25	< 2,5	10	20	2,0	r.f./mixer stage VHF TV tuner
BF982*	SOT-103	-	20	225	75	-	25	-	< 1,3	20	30	1,2**	r.f./mixer stage VHF TV tuner and FM radio tuner
BF989*	SOT-143	-	20	200	60	-	50	2-20	< 2,7	9,5	25	2,8**	u.h.f. - r.f. stage
BF990*	SOT-143	-	18	200	60	-	25	-	< 1,3	17	25	2,8**	u.h.f. - r.f. stage
BF991*	SOT-143	-	20	200	60	-	50	4-25	< 2,5	10	20	2,0	v.h.f. - r.f. stage
BF992*	SOT-143	-	20	200	60	-	25	-	< 1,3	20	30	1,2**	v.h.f. - r.f. stage
BF994*	SOT-143	-	20	200	60	-	50	2-20	< 2,5	15	25	2,8	v.h.f. - r.f. stage
BF996*	SOT-143	-	20	200	60	-	50	2-20	< 2,5	15	25	3,9	u.h.f. - r.f. stage
BFR84*	TO-72	-	20	300	25	-	10	20-55	1,5-3,8	12	30	3,0	general industrial

* Protected against excessive input voltage surges.

** Typical.

SELECTION GUIDE

N-channel MOS-FET for switching

type number	envelope	RATINGS			CHARACTERISTICS						
		V _{DB} V _{SB}	V	mW	o _C	max. nA	I _{DSX} _{SDX} max. nA	r _{ds on}	r _{DS off}	C _{rs}	max. pF
BFR29	TO-72	30	200	25	0,01	—	—	—	—	0,7	—
BSD10	TO-72	15	275	25	—	—	—	30	—	0,6	—
BSD12	TO-72	25	—	—	—	—	—	—	—	—	—
BSD20	SOT-143	15	230	25	—	—	—	30	—	0,6	—
BSD22	—	25	—	—	—	—	—	—	—	—	—
BSD212	—	15	—	—	—	—	—	—	—	—	—
BSD213	TO-72	15	275	25	—	—	—	70	—	0,6	—
BSD214	TO-72	25	—	—	—	—	—	—	—	—	—
BSD215	SOT-143	15	230	25	—	—	—	45	—	0,6	—
BSS83	TO-92 var.	1000	25	100	—	—	—	4	—	8	—
BST70A	TO-92 var.	830	25	100	—	—	—	10	—	3	—
BST72A	TO-92 var.	1000	25	100	—	—	—	12	—	6	—
BST74A	TO-92 var.	1000	25	100	—	—	—	10	—	6	—
BST76A	TO-92 var.	15 000	25	100	—	—	—	15	—	5	—
BST78	TO-126	30	200	25	0,01	1	100	100	10	0,5	0,5
BSV81	TO-72	—	—	—	—	—	—	—	—	—	—

TYPE NUMBER SURVEY

In this alphanumeric list we present all n-channel field-effect transistors mentioned in this handbook.

type number	envelope	$\pm V_{DS}$ max. V	I_{DSS} mA	application	page
BC264A			2,0 - 4,5		
BC264B			3,5 - 6,5		
BC264C			5,0 - 8,0		
BC264D			7,0 - 12,0		
BF245A			2,0 - 6,5		
BF245B			6,0 - 15,0		
BF245C			12 - 25		
BF247A			30 - .80		
BF247B			60 - 140		
BF247C			110 - 250		
BF256A			3 - 7		
BF256B			6 - 13		
BF256C			11 - 18		
BF410A			0,7 - 3,0	r.f. stages f.m. portables	71
BF410B			2,5 - 7,0	r.f. stages car radios	
BF410C			6 - 12	r.f. stages mains radios	
BF410D			10 - 18	mixer stages	
BF510			0,7 - 3,0	r.f. stage f.m. portables	75
BF511	SOT-23	20	2,5 - 7,0	r.f. stage car radios	
BF512			6 - 12	r.f. stage mains radios	
BF513			10 - 18	mixer stages	
BF960	SOT-103	20	2 - 20	r.f. stage UHF TV tuner	173
BF964	SOT-103	20	2 - 20	r.f./mixer stage VHF TV tuner	177
BF966	SOT-103	20	2 - 20	r.f. stage UHF TV tuner	181
BF980	SOT-103	18	—	r.f. stage UHF TV tuner	185
BF981	SOT-103	20	4 - 25	r.f./mixer stage VHF TV tuner	189
BF982	SOT-103	20	—	r.f./mixer stage VHF TV tuner and FM radio tuner	197
BF989	SOT-143	20	2 - 20	u.h.f. TV tuners	201
BF990	SOT-143	18	—	u.h.f. TV tuners	203
BF991	SOT-143	20	4 - 25	v.h.f. TV and f.m. tuners	207
BF992	SOT-143	20	—	v.h.f. TV and f.m. tuners	209
BF994	SOT-143	20	2 - 20	u.h.f./v.h.f. TV tuners	211
BF996	SOT-143	20	2 - 20	u.h.f. TV tuners	215
BFQ10					
BFQ11					
BFQ12					
BFQ13	TO-71	30	0,5 - 10	low level differential amplifiers	81
BFQ14					
BFQ15					
BFQ16					
BFR29	TO-72	30**	10 - 40	v.h.f./low leakage/low noise	219

* Asymmetrical.

** V_{DB} .

TYPE NUMBER SURVEY

type number	envelope	$\pm V_{DS}$ max. V	I_{DSS} mA	application	page
BFR30	SOT-23	25	4 - 10 1 - 5	general purpose amplifiers	89
BFR31					
BFR84	TO-72	20	20 - 55	general industrial	227
BFR101A	SOT-143	30	0,2 - 1,5	source follower	99
BFR101B			1,0 - 5,0		
BFS21	SOT-52	30	> 1	low level differential amplifiers	101
BFS21A					
BFT46	SOT-23	25	0,2 - 1,5	general purpose amplifiers	107
BFW10	TO-72	30	8 - 20	wide-band up to 300 MHz and	115
BFW11			4 - 10	differential amplifiers	
BFW12	TO-72	30	1 - 5	low current-low voltage	127
BFW13			0,2 - 1,5		
BFW61	TO-72	25	2 - 20	general purpose	137
BSD10	TO-72	10	—	switch/convertor/chopper	233
BSD12		20	—		
BSD20	SOT-143	10	—	switch/convertor/chopper	237
BSD22		20	—		
BSD212		10	—		
BSD213	TO-72	10	—	switch/convertor/chopper	241
BSD214		20	—		
BSD215		20	—		
BSR56			> 50		
BSR57	SOT-23	40	20 - 100	switch/chopper	139
BSR58			8 - 80		
BSS83	SOT-143	10	—	switch/switch driver	245
BST70A	TO-92 var.	80	—		249
BST72A	TO-92 var.	80	—	high-speed relay and	253
BST74A	TO-92 var.	200	—	line transformer driver	257
BST76A	TO-92 var.	180	—	in telephone circuits	261
BST78	TO-202	450	—		265
BSV78			> 50		
BSV79	TO-18	40	> 20	switch	143
BSV80			> 10		
BSV81	TO-72	30*	—	switch/chopper	269
2N3822	TO-72	50	2 - 10	general purpose h.f. ampl.	151
2N3823	TO-72	30	4 - 20	industrial i.f./r.f. ampl.	153
2N3966	TO-72	30	> 2	low power switch	155
2N4091			> 30		
2N4092	TO-18	40	> 15	low power switch	159
2N4093			> 8		

TYPE NUMBER SURVEY

type number	envelope	$\pm V_{DS}$ max. V	I_{DSS} mA	application	page
2N4391			> 50		
2N4392		40	> 25		
2N4393			> 5		
2N4856		40	> 50		
2N4857		40	> 20		
2N4858		40	> 8		
2N4859		30	> 50		
2N4860		30	> 20		
2N4861		30	> 8		
	TO-18			low power switch/chopper	163
	TO-18			low power switch/chopper	167



PRO ELECTRON TYPE DESIGNATION CODE FOR SEMICONDUCTOR DEVICES

This type designation code applies to discrete semiconductor devices – as opposed to integrated circuits –, multiples of such devices and semiconductor chips.

"Although not all type numbers accord with the Pro Electron system, the following explanation is given for the ones that do."

A basic type number consists of:

TWO LETTERS FOLLOWED BY A SERIAL NUMBER

FIRST LETTER

The first letter gives information about the material used for the active part of the devices.

- A. GERMANIUM or other material with band gap of 0,6 to 1,0 eV.
- B. SILICON or other material with band gap of 1,0 to 1,3 eV.
- C. GALLIUM-ARSENIDE or other material with band gap of 1,3 eV or more.
- R. COMPOUND MATERIALS (e.g. Cadmium-Sulphide).

SECOND LETTER

The second letter indicates the function for which the device is primarily designed.

- A. DIODE; signal, low power
- B. DIODE; variable capacitance
- C. TRANSISTOR; low power, audio frequency ($R_{th\ j\ -mb} > 15\ ^\circ C/W$)
- D. TRANSISTOR; power, audio frequency ($R_{th\ j\ -mb} \leq 15\ ^\circ C/W$)
- E. DIODE; tunnel
- F. TRANSISTOR; low power, high frequency ($R_{th\ j\ -mb} > 15\ ^\circ C/W$)
- G. MULTIPLE OF DISSIMILAR DEVICES – MISCELLANEOUS; e.g. oscillator
- H. DIODE; magnetic sensitive
- L. TRANSISTOR; power, high frequency ($R_{th\ j\ -mb} \leq 15\ ^\circ C/W$)
- N. PHOTO-COUPLER
- P. RADIATION DETECTOR; e.g. high sensitivity phototransistor
- Q. RADIATION GENERATOR; e.g. light-emitting diode (LED)
- R. CONTROL AND SWITCHING DEVICE; e.g. thyristor, low power ($R_{th\ j\ -mb} > 15\ ^\circ C/W$)
- S. TRANSISTOR; low power, switching ($R_{th\ j\ -mb} > 15\ ^\circ C/W$)
- T. CONTROL AND SWITCHING DEVICE; e.g. thyristor, power ($R_{th\ j\ -mb} \leq 15\ ^\circ C/W$)
- U. TRANSISTOR; power, switching ($R_{th\ j\ -mb} \leq 15\ ^\circ C/W$)
- X. DIODE; multiplier, e.g. varactor, step recovery
- Y. DIODE; rectifying, booster
- Z. DIODE; voltage reference or regulator (transient suppressor diode, with third letter W)

TYPE DESIGNATION

SERIAL NUMBER

Three figures, running from 100 to 999, for devices primarily intended for consumer equipment.* One letter (Z, Y, X, etc.) and two figures, running from 10 to 99, for devices primarily intended for industrial/professional equipment.*

This letter has no fixed meaning except W, which is used for transient suppressor diodes.

VERSION LETTER

It indicates a minor variant of the basic type either electrically or mechanically. The letter never has a fixed meaning, except letter R, indicating reverse voltage, e.g. collector to case or anode to stud.

SUFFIX

Sub-classification can be used for devices supplied in a wide range of variants called associated types. Following sub-coding suffixes are in use:

1. VOLTAGE REFERENCE and VOLTAGE REGULATOR DIODES: *ONE LETTER and ONE NUMBER*

The LETTER indicates the nominal tolerance of the Zener (regulation, working or reference) voltage

- A. 1% (according to IEC 63: series E96)
- B. 2% (according to IEC 63: series E48)
- C. 5% (according to IEC 63: series E24)
- D. 10% (according to IEC 63: series E12)
- E. 20% (according to IEC 63: series E6)

The number denotes the typical operating (Zener) voltage related to the nominal current rating for the whole range.

The letter 'V' is used instead of the decimal point.

2. TRANSIENT SUPPRESSOR DIODES: *ONE NUMBER*

The NUMBER indicates the maximum recommended continuous reversed (stand-off) voltage V_R . The letter 'V' is used as above.

3. CONVENTIONAL and CONTROLLED AVALANCHE RECTIFIER DIODES and THYRISTORS: *ONE NUMBER*

The NUMBER indicates the rated maximum repetitive peak reverse voltage (V_{RRM}) or the rated repetitive peak off-state voltage (V_{DRM}), whichever is the lower. Reversed polarity is indicated by letter R, immediately after the number.

4. RADIATION DETECTORS: *ONE NUMBER*, preceded by a hyphen (-)

The NUMBER indicates the depletion layer in μm . The resolution is indicated by a version LETTER.

5. ARRAY OF RADIATION DETECTORS and GENERATORS: *ONE NUMBER*, preceded by a stroke (/).

The NUMBER indicates how many basic devices are assembled into the array.

* When these serial numbers are exhausted the serial number for consumer types may be extended to four figures, and that for industrial types to three figures.

RATING SYSTEMS

The rating systems described are those recommended by the International Electrotechnical Commission (IEC) in its Publication 134.

DEFINITIONS OF TERMS USED

Electronic device. An electronic tube or valve, transistor or other semiconductor device.

Note

This definition excludes inductors, capacitors, resistors and similar components.

Characteristic. A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic, or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

Bogey electronic device. An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics which are directly related to the application.

Rating. A value which establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

Note

Limiting conditions may be either maxima or minima.

Rating system. The set of principles upon which ratings are established and which determine their interpretation.

Note

The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

ABSOLUTE MAXIMUM RATING SYSTEM

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout life, no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

DESIGN MAXIMUM RATING SYSTEM

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout life, no design maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

DESIGN CENTRE RATING SYSTEM

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

LETTER SYMBOLS FOR TRANSISTORS AND SIGNAL DIODES**based on IEC Publication 148****LETTER SYMBOLS FOR CURRENTS, VOLTAGES AND POWERS****Basic letters**

The basic letters to be used are:

- I, i = current
- V, v = voltage
- P, p = power.

Lower-case basic letters shall be used for the representation of instantaneous values which vary with time.

In all other instances upper-case basic letters shall be used.

Subscripts

A, a	Anode terminal
(AV), (av)	Average value
B, b	Base terminal, for MOS devices: Substrate
(BR)	Breakdown
C, c	Collector terminal
D, d	Drain terminal
E, e	Emitter terminal
F, f	Forward
G, g	Gate terminal
K, k	Cathode terminal
M, m	Peak value
O, o	As third subscript: The terminal not mentioned is open circuited
R, r	As first subscript: Reverse. As second subscript: Repetitive. As third subscript: With a specified resistance between the terminal not mentioned and the reference terminal.
(RMS), (rms)	R. M. S. value
S, s	As first or second subscript: Source terminal (for FETS only) As second subscript: Non-repetitive (not for FETS) As third subscript: Short circuit between the terminal not mentioned and the reference terminal
X, x	Specified circuit
Z, z	Replaces R to indicate the actual working voltage, current or power of voltage reference and voltage regulator diodes.

Note: No additional subscript is used for d.c. values.

LETTER SYMBOLS

Upper-case subscripts shall be used for the indication of:

- a) continuous (d.c.) values (without signal)

Example I_B

- b) instantaneous total values

Example i_B

- c) average total values

Example $I_B(AV)$

- d) peak total values

Example I_{BM}

- e) root-mean-square total values

Example $I_B(RMS)$

Lower-case subscripts shall be used for the indication of values applying to the varying component alone:

- a) instantaneous values

Example i_b

- b) root-mean-square values

Example $I_b(rms)$

- c) peak values

Example I_{bm}

- d) average values

Example $I_b(av)$

Note : If more than one subscript is used, subscript for which both styles exist shall either be all upper-case or all lower-case.

Additional rules for subscripts

Subscripts for currents

Transistors : If it is necessary to indicate the terminal carrying the current, this should be done by the first subscript (conventional current flow from the external circuit into the terminal is positive).

Examples : I_B , i_B , i_b , I_{bm}

Diodes : To indicate a forward current (conventional current flow into the anode terminal) the subscript F or f should be used; for a reverse current (conventional current flow out of the anode terminal) the subscript R or r should be used.

Examples : I_F , I_R , i_F , $I_f(rms)$

Subscripts for voltages

Transistors: If it is necessary to indicate the points between which a voltage is measured, this should be done by the first two subscripts. The first subscript indicates the terminal at which the voltage is measured and the second the reference terminal or the circuit node. Where there is no possibility of confusion, the second subscript may be omitted.

Examples: V_{BE} , v_{BE} , v_{be} , V_{bem}

Diodes: To indicate a forward voltage (anode positive with respect to cathode), the subscript F or f should be used; for a reverse voltage (anode negative with respect to cathode) the subscript R or r should be used.

Examples: V_F , V_R , v_F , V_{rm}

Subscripts for supply voltages or supply currents

Supply voltages or supply currents shall be indicated by repeating the appropriate terminal subscript.

Examples: V_{CC} , I_{EE}

Note: If it is necessary to indicate a reference terminal, this should be done by a third subscript

Example : V_{CCE}

Subscripts for devices having more than one terminal of the same kind

If a device has more than one terminal of the same kind, the subscript is formed by the appropriate letter for the terminal followed by a number; in the case of multiple subscripts, hyphens may be necessary to avoid misunderstanding.

Examples: I_{B2} = continuous (d.c.) current flowing into the second base terminal

V_{B2-E} = continuous (d.c.) voltage between the terminals of second base and emitter

Subscripts for multiple devices


For multiple unit devices, the subscripts are modified by a number preceding the letter subscript; in the case of multiple subscripts, hyphens may be necessary to avoid misunderstanding.

Examples: I_{2C} = continuous (d.c.) current flowing into the collector terminal of the second unit

V_{1C-2C} = continuous (d.c.) voltage between the collector terminals of the first and the second unit.

Application of the rules

The figure below represents a transistor collector current as a function of time. It consists of a continuous (d.c.) current and a varying component.



LETTER SYMBOLS FOR ELECTRICAL PARAMETERS

Definition

For the purpose of this Publication, the term "electrical parameter" applies to four-pole matrix parameters, elements of electrical equivalent circuits, electrical impedances and admittances, inductances and capacitances.

Basic letters

The following is a list of the most important basic letters used for electrical parameters of semiconductor devices.

B, b = susceptance; imaginary part of an admittance

C = capacitance

G, g = conductance; real part of an admittance

H, h = hybrid parameter

L = inductance

R, r = resistance; real part of an impedance

X, x = reactance; imaginary part of an impedance

Y, y = admittance;

Z, z = impedance;

Upper-case letters shall be used for the representation of:

- electrical parameters of external circuits and of circuits in which the device forms only a part;
- all inductances and capacitances.

Lower-case letters shall be used for the representation of electrical parameters inherent in the device (with the exception of inductances and capacitances).

Subscripts

General subscripts

The following is a list of the most important general subscripts used for electrical parameters of semiconductor devices:

F, f	= forward; forward transfer
I, i (or 1)	= input
L, l	= load
O, o (or 2)	= output
R, r	= reverse; reverse transfer
S, s	= source

Examples: Z_S , h_f , h_F

The upper-case variant of a subscript shall be used for the designation of static (d.c.) values.

Examples : h_{FE} = static value of forward current transfer ratio in common-emitter configuration (d.c. current gain)

R_E = d.c. value of the external emitter resistance.

Note: The static value is the slope of the line from the origin to the operating point on the appropriate characteristic curve, i.e. the quotient of the appropriate electrical quantities at the operating point.

The lower-case variant of a subscript shall be used for the designation of small-signal values.

Examples: h_{fe} = small-signal value of the short-circuit forward current transfer ratio in common-emitter configuration

$Z_e = R_e + jX_e$ = small-signal value of the external impedance

Note: If more than one subscript is used, subscripts for which both styles exist shall either be all upper-case or all lower-case

Examples: h_{FE} , y_{RE} , h_{fe}

LETTER SYMBOLS

Subscripts for four-pole matrix parameters

The first letter subscript (or double numeric subscript) indicates input, output, forward transfer or reverse transfer

Examples: h_i (or h_{11})
 h_o (or h_{22})
 h_f (or h_{21})
 h_r (or h_{12})

A further subscript is used for the identification of the circuit configuration. When no confusion is possible, this further subscript may be omitted.

Examples: h_{fe} (or h_{21e}), h_{FE} (or h_{21E})

Distinction between real and imaginary parts

If it is necessary to distinguish between real and imaginary parts of electrical parameters, no additional subscripts should be used. If basic symbols for the real and imaginary parts exist, these may be used.


Examples: $Z_i = R_i + jX_i$
 $y_{fe} = g_{fe} + jb_{fe}$

If such symbols do not exist or if they are not suitable, the following notation shall be used:

Examples: $\text{Re}(h_{ib})$ etc. for the real part of h_{ib}
 $\text{Im}(h_{ib})$ etc. for the imaginary part of h_{ib}

SCATTERING PARAMETERS

In distinction to the conventional h, y and z-parameters, s-parameters relate to travelling wave conditions. The figure below shows a two-port network with the incident and reflected waves a_1 , b_1 , a_2 and b_2 .



$$a_1 = \frac{V_{i1}}{\sqrt{Z_0}} \quad a_2 = \frac{V_{i2}}{\sqrt{Z_0}}$$

$$b_1 = \frac{V_{r1}}{\sqrt{Z_0}} \quad b_2 = \frac{V_{r2}}{\sqrt{Z_0}}$$

Z_0 = characteristic impedance of the transmission line in which the two-port is connected.

V_i = incident voltage

V_r = reflected (generated) voltage

The four-pole equations for s-parameters are:

$$b_1 = s_{11}a_1 + s_{12}a_2$$

$$b_2 = s_{21}a_1 + s_{22}a_2$$

Using the subscripts i for 11, r for 12, f for 21 and o for 22, it follows that:

$$s_i = s_{11} = \left. \frac{b_1}{a_1} \right|_{a_2=0}$$

$$s_r = s_{12} = \left. \frac{b_1}{a_2} \right|_{a_1=0}$$

$$s_f = s_{21} = \left. \frac{b_2}{a_1} \right|_{a_2=0}$$

$$s_o = s_{22} = \left. \frac{b_2}{a_2} \right|_{a_1=0}$$

¹⁾ The squares of these quantities have the dimension of power.

S-PARAMETERS

The s-parameters can be named and expressed as follows:

$s_i = s_{11}$ = Input reflection coefficient.

The complex ratio of the reflected wave and the incident wave at the input,
under the conditions $Z_1 = Z_o$ and $V_{s2} = 0$.

$s_r = s_{12}$ = Reverse transmission coefficient.

The complex ratio of the generated wave at the input and the incident wave at
the output, under the conditions $Z_s = Z_o$ and $V_{s1} = 0$.

$s_f = s_{21}$ = Forward transmission coefficient.

The complex ratio of the generated wave at the output and the incident wave at
the input, under the conditions $Z_1 = Z_o$ and $V_{s2} = 0$.


$s_o = s_{22}$ = Output reflection coefficient.

The complex ratio of the reflected wave and the incident wave at the output,
under the conditions $Z_s = Z_o$ and $V_{s1} = 0$.

TO-92 VARIANT TRANSISTORS ON TAPE

MECHANICAL DATA

Fig. 1 (see table below).



Dimensions in mm

Item	Symbol	Specifications				Remarks
		min.	nom.	max.	tol.	
Body width	A ₁	4,0		4,8		
Body height	A		4,8	5,2		
Body thickness	T		3,9	4,2		
Pitch of component	P		12,7		± 1	
Feed hole pitch	P ₀		12,7		± 0,3	Cumulative pitch error 1,0 mm/20 pitch
Feed hole centre to component centre	P ₂		6,35		± 0,4	To be measured at bottom of clinch
Distance between outer leads	F		5,08		+ 0,6 - 0,2	
Component alignment	Δh		0	1		At top of body
Tape width	W		18		± 0,5	
Hold-down tape width	W ₀		6		± 0,2	
Hole position	W ₁		9		+ 0,7 - 0,5	
Hold-down tape position	W ₂		0,5		± 0,2	
Lead wire clinch height	H ₀		16		± 0,5	
Component height	H ₁			32,25		
Length of snipped leads	L			11,0		
Feed hole diameter	D ₀		4		± 0,2	
Total tape thickness	t			1,2		t ₁ 0,3-0,6
Lead-to-lead distance	F ₁ , F ₂		2,54		+ 0,4 - 0,1	
Clinch height	H ₂			3		
Pull-out force	(p)	6N				

TAPE

PACKING

The transistors are supplied on tape in boxes (ammopack) or on reels. The number per reel is 1600 and per ammobox 2000*.




Fig. 2 Dimensions (in mm) of reel and box.

DROPOUTS

A maximum of 0,5% of the specified number of transistors in each packing may be missing. Up to 3 consecutive components may be missing provided the gap is followed by 6 consecutive components.

TAPE SPLICING

Slice the carrier tape on the back and/or front so that the feed hole pitch (P_o) is maintained (see Fig. 3).




Fig. 3 Jointing tape with splicing patch.

- * The ammobox has 80 layers of 25 transistors each.
Each layer contains 25 transistors plus one empty position in order to fold the layer correctly.
The ammobox is accessible from both sides enabling the user to choose between "normal"
(see Fig. 2) and "reverse" tape.

SOLDERING RECOMMENDATIONS SOT-23, SOT-143 AND SOT-89 ENVELOPES

SOT-23, SOT-143 and SOT-89 devices are ideally suited for placement onto thick and thin film substrates and printed circuit boards.

To assure reliable and consistent connections particular attention should be paid to:

1. Flux

A non-active flux is recommended. Where active fluxes are employed, great care in subsequent substrate cleaning must be exercised.

2. Metal-alloy solder or solder paste

Correct choice of solder alloy or solder paste to be employed e.g. 62% Sn, 36% Pb, 2% Ag or 60% Sn/40% Pb. Any paste used should contain at least 85% metal dry weight.

3. Soldering temperature

This will vary according to the actual method employed.

REFLOW SOLDERING

The preferred technique for mounting microminiature components on hybrid thick and thin-film is the method of reflow soldering.

The tags of SOT-23, SOT-143 and SOT-89 envelopes are pre-tinned and the best results are obtained if a similar solder is applied to the corresponding soldering areas on the substrate. This can be done by either dipping the substrate in a solder bath or by screen printing a solder paste.

The maximum temperature of the leads or tab during the soldering cycle should not exceed 285 °C. The most economic method of soldering is a process in which all different components are soldered simultaneously for example SOT-23, SOT-143 or SOT-89 devices, capacitors and resistors.

Having first been fluxed, all components are positioned on the substrate. The slight adhesive force of the flux is sufficient to keep the components in place. Solder paste contains a flux and has therefore good inherent adhesive properties which eases positioning of the components.

With the components in position the substrate is heated to a point where the solder begins to flow. This can be done on a heating plate or on a conveyor belt running through an infrared tunnel. The maximum allowed temperature of the plastic body of a device must be kept below 280 °C during the soldering cycle. For further temperature behaviour during the soldering process see Figs 2 and 3.

The surface tension of the liquid solder tends to draw the tags of the device towards the centre of the soldering area and has thus a correcting effect on slight mispositionings. However, if the layout leaves something to be desired the same effect can result in undesirable shifts; particularly if the soldering areas on the substrate and the components are not concentrically arranged. This problem can be solved using a standard contact pattern, which leaves sufficient scope for the self-positioning effect (see Figs 4 and 5).

After cooling the connections may be visually inspected and, where necessary, repaired with a light soldering iron. Finally any remaining flux must be removed carefully.

SOLDERING RECOMMENDATIONS

IMMERSION SOLDERING

Where a complete substrate or printed circuit board is immersed in solder:

- a. The temperature of the soldering bath should not exceed 280 °C.
- b. The duration of the soldering cycle should not exceed 10 seconds.
- c. Forced cooling may be applied (see Fig. 1).

HAND SOLDERING

It is possible to solder microminiature devices with a light hand-held soldering iron, but this method has obvious drawbacks and should therefore be restricted to laboratory use and/or incidental repairs on production circuits.

1. It is time-consuming and expensive.
2. The device cannot be positioned accurately and therefore the connecting tags may come into contact with the substrate and damage it.
3. There is a great risk of breaking either substrate or even internal connections inside the encapsulation.
4. The envelope may be damaged by the iron.





Fig. 1 Device temperature during *immersion* soldering.

Maximum time of immersion in soldering bath is 10 seconds at an ambient temperature of 25 °C.

a = free convection cooling; b = forced cooling.

$T_{b\ max}$ = maximum bath temperature (280 °C).

T_m = melting temperature of solder (179 °C).



- a = free convection cooling.
- b = permissible forced cooling.
- $T_l \text{ max}$ = Maximum lead or tab temperature = 285 °C.
- T_m = Melting point of the solder is 179 °C.
- T_{amb} = 25 °C.

Time of heat supply:
without preheating max. 14 s
with preheating max. 10 s
Maximum time of preheating 45 s

Fig. 2 Reflow soldering without preheating.




Fig. 3 Reflow soldering with preheating.

SOLDERING RECOMMENDATIONS

Minimum required dimensions of metal connection pads on hybrid thick and thin-film substrates.




Fig. 4 SOT-23 pattern.




Fig. 5 SOT-89 pattern.




Fig. 6 SOT-143 pattern.

THERMAL CHARACTERISTICS OF SOT-23 AND SOT-143 ENVELOPES

The heat generated in a semiconductor chip normally flows by various paths to the surroundings (ambient).





Fig. 1.

7289072.A

1. Heat radiation from the envelope to ambient (1).

This heat transfer can be neglected when the envelope is mounted on a substrate or printed circuit board.

2. Heat transmission via leads (2) soldering points (3) and substrate (4).



7289073

Fig. 2 Thermal behaviour of heat flow when the device is mounted on a substrate or printed circuit board.

$R_{th\ j-a}$ = Thermal resistance from junction to ambient.

$R_{th\ t-s}$ = Thermal resistance from tab to soldering points.


$R_{th\ s-a}$ = Thermal resistance from soldering points to ambient.

$R_{th\ j-t}$ = Thermal resistance from junction to tab.


The values for the thermal resistance from junction to tab, and tab to soldering points, are mentioned on page 2 and Fig. 5.

The formula for devices in SOT-23 with one crystal can be generalized:

$$T_j = P \cdot (R_{th\ j-t} + R_{th\ t-s} + R_{th\ s-a}) + T_{amb}$$



7Z89077



7Z89074

Fig. 6 Thermal model of SOT-23 envelopes with one crystal.

Fig. 7 Thermal model of SOT-23 envelopes with two crystals (double diode).

The formulae for devices with two crystals (double diodes) are:

$$T_{tab} = P_{tot} \cdot (R_{th\ t-s} + R_{th\ s-a}) + T_{amb} = P_{tot} \cdot (280 + 90) + T_{amb}$$

$$T_{j1} = (P_1 \times R_{th\ j-t}) + T_{tab} = P_1 \cdot 60 + T_{tab}$$

$$T_{j2} = (P_2 \times R_{th\ j-t}) + T_{tab} = P_2 \cdot 60 + T_{tab}$$

As mentioned on page 2:

$R_{th\ j-t}$ for diodes is 60 K/W.

$R_{th\ s-a}$ (area 8 mm x 10 mm x 0,7 mm) = 90 K/W.

$R_{th\ t-s}$ for all semiconductors in SOT-23 = 280 K/W.

Thus:

$$T_{j1} = 60 P_1 + 370 P_{tot} + T_{amb}$$

$$T_{j2} = 60 P_2 + 370 P_{tot} + T_{amb}$$

Subscripts for voltages

Transistors: If it is necessary to indicate the points between which a voltage is measured, this should be done by the first two subscripts. The first subscript indicates the terminal at which the voltage is measured and the second the reference terminal or the circuit node. Where there is no possibility of confusion, the second subscript may be omitted.

Examples: V_{BE} , v_{BE} , v_{be} , V_{bem}

Diodes: To indicate a forward voltage (anode positive with respect to cathode), the subscript F or f should be used; for a reverse voltage (anode negative with respect to cathode) the subscript R or r should be used.

Examples: V_F , V_R , v_F , V_{rm}

Subscripts for supply voltages or supply currents

Supply voltages or supply currents shall be indicated by repeating the appropriate terminal subscript.

Examples: V_{CC} , I_{EE}

Note: If it is necessary to indicate a reference terminal, this should be done by a third subscript

Example : V_{CCE}

Subscripts for devices having more than one terminal of the same kind

If a device has more than one terminal of the same kind, the subscript is formed by the appropriate letter for the terminal followed by a number; in the case of multiple subscripts, hyphens may be necessary to avoid misunderstanding.

Examples: I_{B2} = continuous (d.c.) current flowing into the second base terminal

V_{B2-E} = continuous (d.c.) voltage between the terminals of second base and emitter

Subscripts for multiple devices


For multiple unit devices, the subscripts are modified by a number preceding the letter subscript; in the case of multiple subscripts, hyphens may be necessary to avoid misunderstanding.

Examples: I_{2C} = continuous (d.c.) current flowing into the collector terminal of the second unit

V_{1C-2C} = continuous (d.c.) voltage between the collector terminals of the first and the second unit.

Application of the rules

The figure below represents a transistor collector current as a function of time. It consists of a continuous (d.c.) current and a varying component.



LETTER SYMBOLS FOR ELECTRICAL PARAMETERS

Definition

For the purpose of this Publication, the term "electrical parameter" applies to four-pole matrix parameters, elements of electrical equivalent circuits, electrical impedances and admittances, inductances and capacitances.

Basic letters

The following is a list of the most important basic letters used for electrical parameters of semiconductor devices.

B, b = susceptance; imaginary part of an admittance

C = capacitance

G, g = conductance; real part of an admittance

H, h = hybrid parameter

L = inductance

R, r = resistance; real part of an impedance

X, x = reactance; imaginary part of an impedance

Y, y = admittance;

Z, z = impedance;

Upper-case letters shall be used for the representation of:

- electrical parameters of external circuits and of circuits in which the device forms only a part;
- all inductances and capacitances.

Lower-case letters shall be used for the representation of electrical parameters inherent in the device (with the exception of inductances and capacitances).

Subscripts

General subscripts

The following is a list of the most important general subscripts used for electrical parameters of semiconductor devices:

F, f	= forward; forward transfer
I, i (or 1)	= input
L, l	= load
O, o (or 2)	= output
R, r	= reverse; reverse transfer
S, s	= source

Examples: Z_S , h_f , h_F

The upper-case variant of a subscript shall be used for the designation of static (d.c.) values.

Examples : h_{FE} = static value of forward current transfer ratio in common-emitter configuration (d.c. current gain)
 R_E = d.c. value of the external emitter resistance.

Note: The static value is the slope of the line from the origin to the operating point on the appropriate characteristic curve, i.e. the quotient of the appropriate electrical quantities at the operating point.

The lower-case variant of a subscript shall be used for the designation of small-signal values.

Examples: h_{fe} = small-signal value of the short-circuit forward current transfer ratio in common-emitter configuration

$Z_e = R_e + jX_e$ = small-signal value of the external impedance

Note: If more than one subscript is used, subscripts for which both styles exist shall either be all upper-case or all lower-case

Examples: h_{FE} , y_{RE} , h_{fe}

Subscripts for four-pole matrix parameters

The first letter subscript (or double numeric subscript) indicates input, output, forward transfer or reverse transfer

Examples: h_i (or h_{11})
 h_o (or h_{22})
 h_f (or h_{21})
 h_r (or h_{12})

A further subscript is used for the identification of the circuit configuration. When no confusion is possible, this further subscript may be omitted.

Examples: h_{fe} (or h_{21e}), h_{FE} (or h_{21E})

Distinction between real and imaginary parts

If it is necessary to distinguish between real and imaginary parts of electrical parameters, no additional subscripts should be used. If basic symbols for the real and imaginary parts exist, these may be used.


Examples: $Z_i = R_i + jX_i$
 $y_{fe} = g_{fe} + jb_{fe}$

If such symbols do not exist or if they are not suitable, the following notation shall be used:

Examples: $\text{Re}(h_{ib})$ etc. for the real part of h_{ib}
 $\text{Im}(h_{ib})$ etc. for the imaginary part of h_{ib}

SCATTERING PARAMETERS

In distinction to the conventional h, y and z-parameters, s-parameters relate to travelling wave conditions. The figure below shows a two-port network with the incident and reflected waves a_1 , b_1 , a_2 and b_2 .



$$a_1 = \frac{V_{i1}}{\sqrt{Z_o}} \quad a_2 = \frac{V_{i2}}{\sqrt{Z_o}}$$

$$b_1 = \frac{V_{r1}}{\sqrt{Z_o}} \quad b_2 = \frac{V_{r2}}{\sqrt{Z_o}}$$

Z_o = characteristic impedance of the transmission line in which the two-port is connected.

V_i = incident voltage

V_r = reflected (generated) voltage

The four-pole equations for s-parameters are:

$$b_1 = s_{11}a_1 + s_{12}a_2$$

$$b_2 = s_{21}a_1 + s_{22}a_2$$

Using the subscripts i for 11, r for 12, f for 21 and o for 22, it follows that:

$$s_i = s_{11} = \left. \frac{b_1}{a_1} \right|_{a_2=0}$$

$$s_r = s_{12} = \left. \frac{b_1}{a_2} \right|_{a_1=0}$$

$$s_f = s_{21} = \left. \frac{b_2}{a_1} \right|_{a_2=0}$$

$$s_o = s_{22} = \left. \frac{b_2}{a_2} \right|_{a_1=0}$$

¹⁾ The squares of these quantities have the dimension of power.

S-PARAMETERS

The s-parameters can be named and expressed as follows:

$s_i = s_{11}$ = Input reflection coefficient.

The complex ratio of the reflected wave and the incident wave at the input,
under the conditions $Z_1 = Z_0$ and $V_{s2} = 0$.

$s_r = s_{12}$ = Reverse transmission coefficient.

The complex ratio of the generated wave at the input and the incident wave at
the output, under the conditions $Z_s = Z_0$ and $V_{s1} = 0$.

$s_f = s_{21}$ = Forward transmission coefficient.

The complex ratio of the generated wave at the output and the incident wave at
the input, under the conditions $Z_1 = Z_0$ and $V_{s2} = 0$.


$s_o = s_{22}$ = Output reflection coefficient.

The complex ratio of the reflected wave and the incident wave at the output,
under the conditions $Z_s = Z_0$ and $V_{s1} = 0$.

TO-92 VARIANT TRANSISTORS ON TAPE

MECHANICAL DATA

Fig. 1 (see table below).



Dimensions in mm



Item	Symbol	Specifications				Remarks
		min.	nom.	max.	tol.	
Body width	A ₁	4,0		4,8		
Body height	A		4,8		5,2	
Body thickness	T		3,9		4,2	
Pitch of component	P			12,7	± 1	
Feed hole pitch	P ₀			12,7	± 0,3	Cumulative pitch error 1,0 mm/20 pitch
Feed hole centre to component centre	P ₂			6,35	± 0,4	To be measured at bottom of clinch
Distance between outer leads	F			5,08	+ 0,6 - 0,2	
Component alignment	Δh		0	1		At top of body
Tape width	W		18		± 0,5	
Hold-down tape width	W ₀		6		± 0,2	
Hole position	W ₁		9		+ 0,7 - 0,5	
Hold-down tape position	W ₂		0,5		± 0,2	
Lead wire clinch height	H ₀		16		± 0,5	
Component height	H ₁			32,25		
Length of snipped leads	L			11,0		
Feed hole diameter	D ₀		4		± 0,2	
Total tape thickness	t			1,2		t ₁ 0,3-0,6
Lead-to-lead distance	F ₁ , F ₂		2,54		+ 0,4 - 0,1	
Clinch height Pull-out force	H ₂ (p)	6N		3		

TAPE

PACKING

The transistors are supplied on tape in boxes (ammopack) or on reels. The number per reel is 1600 and per ammobox 2000*.




Fig. 2 Dimensions (in mm) of reel and box.

DROPOUTS

A maximum of 0,5% of the specified number of transistors in each packing may be missing. Up to 3 consecutive components may be missing provided the gap is followed by 6 consecutive components.

TAPE SPLICING

Slice the carrier tape on the back and/or front so that the feed hole pitch (P_0) is maintained (see Fig. 3).




Fig. 3 Jointing tape with splicing patch.

- * The ammobox has 80 layers of 25 transistors each.
Each layer contains 25 transistors plus one empty position in order to fold the layer correctly.
The ammobox is accessible from both sides enabling the user to choose between "normal"
(see Fig. 2) and "reverse" tape.



SOLDERING RECOMMENDATIONS SOT-23, SOT-143 AND SOT-89 ENVELOPES

SOT-23, SOT-143 and SOT-89 devices are ideally suited for placement onto thick and thin film substrates and printed circuit boards.

To assure reliable and consistent connections particular attention should be paid to:

1. Flux

A non-active flux is recommended. Where active fluxes are employed, great care in subsequent substrate cleaning must be exercised.

2. Metal-alloy solder or solder paste

Correct choice of solder alloy or solder paste to be employed e.g. 62% Sn, 36% Pb, 2% Ag or 60% Sn/40% Pb. Any paste used should contain at least 85% metal dry weight.

3. Soldering temperature

This will vary according to the actual method employed.

REFLOW SOLDERING

The preferred technique for mounting microminiature components on hybrid thick and thin-film is the method of reflow soldering.

The tags of SOT-23, SOT-143 and SOT-89 envelopes are pre-tinned and the best results are obtained if a similar solder is applied to the corresponding soldering areas on the substrate. This can be done by either dipping the substrate in a solder bath or by screen printing a solder paste.

The maximum temperature of the leads or tab during the soldering cycle should not exceed 285 °C. The most economic method of soldering is a process in which all different components are soldered simultaneously for example SOT-23, SOT-143 or SOT-89 devices, capacitors and resistors.

Having first been fluxed, all components are positioned on the substrate. The slight adhesive force of the flux is sufficient to keep the components in place. Solder paste contains a flux and has therefore good inherent adhesive properties which eases positioning of the components.

With the components in position the substrate is heated to a point where the solder begins to flow. This can be done on a heating plate or on a conveyor belt running through an infrared tunnel. The maximum allowed temperature of the plastic body of a device must be kept below 280 °C during the soldering cycle. For further temperature behaviour during the soldering process see Figs 2 and 3.

The surface tension of the liquid solder tends to draw the tags of the device towards the centre of the soldering area and has thus a correcting effect on slight mispositionings. However, if the layout leaves something to be desired the same effect can result in undesirable shifts; particularly if the soldering areas on the substrate and the components are not concentrically arranged. This problem can be solved using a standard contact pattern, which leaves sufficient scope for the self-positioning effect (see Figs 4 and 5).

After cooling the connections may be visually inspected and, where necessary, repaired with a light soldering iron. Finally any remaining flux must be removed carefully.

IMMERSION SOLDERING

Where a complete substrate or printed circuit board is immersed in solder:

- a. The temperature of the soldering bath should not exceed 280 °C.
- b. The duration of the soldering cycle should not exceed 10 seconds.
- c. Forced cooling may be applied (see Fig. 1).

HAND SOLDERING

It is possible to solder microminiature devices with a light hand-held soldering iron, but this method has obvious drawbacks and should therefore be restricted to laboratory use and/or incidental repairs on production circuits.

1. It is time-consuming and expensive.
2. The device cannot be positioned accurately and therefore the connecting tags may come into contact with the substrate and damage it.
3. There is a great risk of breaking either substrate or even internal connections inside the encapsulation.
4. The envelope may be damaged by the iron.





Fig. 1 Device temperature during *immersion* soldering.

Maximum time of immersion in soldering bath is 10 seconds at an ambient temperature of 25 °C.

a = free convection cooling; b = forced cooling.

$T_b \text{ max}$ = maximum bath temperature (280 °C).

T_m = melting temperature of solder (179 °C).



Time of heat supply:
without preheating max. 14 s
with preheating max. 10 s
Maximum time of preheating 45 s

Fig. 2 Reflow soldering without preheating.




Fig. 3 Reflow soldering with preheating.

SOLDERING RECOMMENDATIONS

Minimum required dimensions of metal connection pads on hybrid thick and thin-film substrates.




Fig. 4 SOT-23 pattern.




Fig. 5 SOT-89 pattern.




Fig. 6 SOT-143 pattern.

THERMAL CHARACTERISTICS OF SOT-23 AND SOT-143 ENVELOPES

The heat generated in a semiconductor chip normally flows by various paths to the surroundings (ambient).





Fig. 1.

7Z89072.A

1. Heat radiation from the envelope to ambient (1).

This heat transfer can be neglected when the envelope is mounted on a substrate or printed circuit board.

2. Heat transmission via leads (2) soldering points (3) and substrate (4).



7Z89073

Fig. 2 Thermal behaviour of heat flow when the device is mounted on a substrate or printed circuit board.

$R_{th\ j-t}$ = Thermal resistance from junction to tab.

$R_{th\ t-s}$ = Thermal resistance from tab to soldering points.

$R_{th\ s-a}$ = Thermal resistance from soldering points to ambient.


$R_{th\ j-a}$ = Thermal resistance from junction to ambient.

GENERAL


The values for the thermal resistance from junction to tab, and tab to soldering points, are mentioned on page 2 and Fig. 5.

The formula for devices in SOT-23 with one crystal can be generalized:

$$T_j = P (R_{th\ j-t} + R_{th\ t-s} + R_{th\ s-a}) + T_{amb}$$



7Z89077



7Z89074

Fig. 6 Thermal model of SOT-23 envelopes with one crystal.

Fig. 7 Thermal model of SOT-23 envelopes with two crystals (double diode).

The formulae for devices with two crystals (double diodes) are:

$$T_{tab} = P_{tot} \cdot (R_{th\ t-s} + R_{th\ s-a}) + T_{amb} = P_{tot} (280 + 90) + T_{amb}$$

$$T_{j1} = (P_1 \times R_{th\ j-t}) + T_{tab} = P_1 \cdot 60 + T_{tab}$$

$$T_{j2} = (P_2 \times R_{th\ j-t}) + T_{tab} = P_2 \cdot 60 + T_{tab}$$

As mentioned on page 2:

$R_{th\ j-t}$ for diodes is 60 K/W.

$R_{th\ s-a}$ (area 8 mm x 10 mm x 0,7 mm) = 90 K/W.

$R_{th\ t-s}$ for all semiconductors in SOT-23 = 280 K/W.

Thus:

$$T_{j1} = 60 P_1 + 370 P_{tot} + T_{amb}$$

$$T_{j2} = 60 P_2 + 370 P_{tot} + T_{amb}$$




Fig. 4 Test circuits SOT-23 and SOT-143 mounting conditions on a ceramic substrate.




Fig. 5 Heat transfer from soldering points to ambient.

1. Ceramic substrate

Point A on the curve in Fig. 5 is for an area of the ceramic substrate of 8 mm x 10 mm x 0,7 mm for the maximum rating of all high-frequency, low-frequency and switching transistors and also for all diodes.


Point B on the curve in Fig. 5 is for an area of the ceramic substrate of 15 mm x 15 mm x 0,7 mm for the maximum rating of low-frequency medium-power semiconductors.

2. Printed circuit board

$R_{th\ s-a} = 150\ K/W$ for SOT-23 and SOT-143 envelopes mounted on a printed circuit board.

Heat transfer directly from envelope to ambient

This depends on the difference between the temperatures of envelope and the surroundings. When the device is mounted on a substrate or printed circuit board direct heat flow can usually be neglected in relation to the heat flow via leads and substrate.
Thus the thermal model can be as in Fig. 3.



7Z89077

Fig. 3 Basic thermal model.

Heat transfer from junction to tab

This is an internal heat transfer and has been measured. In general it is:

for high-frequency transistors, low-power diodes and (MOS) FETs	60 K/W
for low-frequency and switching transistors	50 K/W
for low-frequency medium-power transistors	30 K/W

Heat transfer from tab to soldering points

This value has also been measured for SOT-23 with $P_{tot} < 350$ mW

280 K/W

for types of semiconductors in this envelope with $P_{tot} < 425$ mW

260 K/W

for types of semiconductors in a SOT-143 envelope this value is

310 K/W

Heat transfer from soldering points to ambient

This depends on the shape and material of tracks and substrate. In figures 4 and 5 standard mounting conditions are given to set up the maximum power ratings for SOT-23 and SOT-143 encapsulations.

SOLDERING RECOMMENDATIONS SOT-37

Transistors in SOT-37 envelopes may be mounted with leads flat (Fig. 1) or bent (Figs 2 and 3). Different soldering procedures apply for the different styles of mounting.

FLAT-LEAD MOUNTING

Soldering by hand

Avoid putting any force on the leads during or just after soldering.

Solder the three leads one at a time, *not* simultaneously.

Proceed from one lead to the adjacent lead, *not* to the opposite one.




Fig. 1

Solder temperature	max.	300 °C
Soldering time	max.	5 s
Solder-to-case distance	min.	2 mm

BENT-LEAD MOUNTING

If leads are bent, all three may be soldered simultaneously if desired.




Fig. 2

Solder temperature	max.	300 °C
Soldering time	max.	10 s

DIP OR WAVE SOLDERING

When dip or wave soldering, the maximum allowable temperature of the solder is 260 °C. This temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the lead projections, but the temperature of the body must not exceed the specified storage maximum.




Fig. 3

Solder temperature	max.	260 °C
Soldering time	max.	5 s

SOLDERING RECOMMENDATIONS SOT-103

Transistors in SOT-103 envelopes may be mounted with leads flat (Fig. 1) or bent (Figs 2 and 3). Different soldering procedures apply for the different styles of mounting.

FLAT-LEAD MOUNTING

Soldering by hand

Avoid putting any force on the leads during or just after soldering.

Solder the four leads one at a time, *not* simultaneously.

Proceed from one lead to the adjacent lead, *not* to the opposite one.

BENT-LEAD MOUNTING

If leads are bent, all four may be soldered simultaneously if desired.




Fig. 1

Solder temperature max. 300 °C
Soldering time max. 5 s
Solder-to-case distance min. 2 mm




Fig. 2

Solder temperature max. 300 °C
Soldering time max. 10 s




Fig. 3

Solder temperature max. 260 °C
Soldering time max. 5 s

DIP OR WAVE SOLDERING

When dip or wave soldering, the maximum allowable temperature of the solder is 260 °C. This temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the lead projections, but the temperature of the body must not exceed the specified storage maximum.

DEVICE DATA

J-FETS

N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for hi-fi amplifiers and other audio-frequency equipment.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Total power dissipation up to $T_{amb} = 25^\circ C$	P_{tot}	max.	300 mW
Junction temperature	T_j	max.	150 °C
Drain current $V_{DS} = 15 V; V_{GS} = 0$	I_{DSS}	2 to 12 mA	
Transfer admittance (common source) $V_{DS} = 15 V; V_{GS} = 0; f = 1 \text{ kHz}$	$ Y_{fs} $	typ.	3,5 mA/V
Noise figure at $V_{DS} = 15 V; V_{GS} = 0$ $f = 1 \text{ kHz}; R_G = 1 M\Omega$	F	<	2 dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)Voltages

Drain -source voltage	$\pm V_{DS}$	max.	30	V
Drain -gate voltage (open source)	V_{DGO}	max.	30	V
Gate -source voltage (open drain)	$-V_{GSO}$	max.	30	V

Current

Gate current	I_G	max.	10	mA
--------------	-------	------	----	----

Power dissipation

Total power dissipation up to $T_{amb} = 25^{\circ}\text{C}$	P_{tot}	max.	300	mW
--	-----------	------	-----	----

Temperatures

Storage temperature	T_{stg}	-65 to +150	$^{\circ}\text{C}$
Junction temperature	T_j	max.	150 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	0, 42	$^{\circ}\text{C}/\text{mW}$
--------------------------------------	---------------	---	-------	------------------------------

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specifiedGate cut-off current $-V_{GS} = 20 \text{ V}; V_{DS} = 0$

	BC264A	B	C	D	
$-I_{GSS}$	<	10	10	10	10 nA

Drain current¹⁾ $V_{DS} = 15 \text{ V}; V_{GS} = 0$

I_{DSS}	>	2,0	3,5	5,0	7,0 mA
	<	4,5	6,5	8,0	12,0 mA

Gate-source breakdown voltage $-I_G = 1 \mu\text{A}; V_{DS} = 0$

$-V_{(BR)GSS}$	>	30	30	30	30 V
----------------	---	----	----	----	------

Gate-source voltage $I_D = 200 \mu\text{A}; V_{DS} = 15 \text{ V}$

$-V_{GS}$	>	0,4	0,4	0,4	0,4 V
-----------	---	-----	-----	-----	-------

 $I_D = 1,0 \text{ mA}; V_{DS} = 15 \text{ V}$

$-V_{GS}$	>	0,2	—	—	— V
	<	1,2	—	—	— V

 $I_D = 1,5 \text{ mA}; V_{DS} = 15 \text{ V}$

$-V_{GS}$	>	—	0,4	—	— V
	<	—	1,4	—	— V

 $I_D = 2,5 \text{ mA}; V_{DS} = 15 \text{ V}$

$-V_{GS}$	>	—	—	0,5	— V
	<	—	—	1,5	— V

 $I_D = 3,5 \text{ mA}; V_{DS} = 15 \text{ V}$

$-V_{GS}$	>	—	—	—	0,6 V
	<	—	—	—	1,6 V

Gate-source cut-off voltage $I_D = 10 \text{ nA}; V_{DS} = 15 \text{ V}$

$-V_{(P)GS}$	>	0,5	0,5	0,5	0,5 V
--------------	---	-----	-----	-----	-------

y-parameters at Tamb = 25 °C $V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 1 \text{ kHz}$

Transfer admittance

$ y_{fs} $	>	2,5	3,0	3,5	4,0 mA/V
------------	---	-----	-----	-----	----------

 $V_{DS} = 15 \text{ V}; -V_{GS} = 1 \text{ V}; f = 1 \text{ MHz}$

Input capacitance




 C_{is} typ. 4,0 pF




Feedback capacitance


 C_{rs} typ. 1,2 pF

Output capacitance

 C_{os} typ. 1,6 pFNoise figure at f = 1 kHz; R_G = 1 MΩ $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25^\circ\text{C}$ F typ. 0,5 dB
< 2 dBEquivalent noise voltage at Tamb = 25 °C $V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 10 \text{ Hz}$ V_n/\sqrt{B} typ. 40 nV/ $\sqrt{\text{Hz}}$ ¹⁾ Measured under pulse conditions.







N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

General purpose symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for applications in I.f. and d.c. amplifiers, and in h.f. amplifiers.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V			
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V			
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	300 mW			
Drain current						
$V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	$BF245A/0$	A	B	C	
		>	0,5	2,0	6	12 mA
		<	2,0	6,5	15	25 mA
Gate-source cut-off voltage	$-V(P)GS$					
$I_D = 10 \text{ nA}; V_{DS} = 15 \text{ V}$			0,25 to 8,0 V			
Feedback capacitance at $f = 1 \text{ MHz}$						
$V_{DS} = 20 \text{ V}; -V_{GS} = 1 \text{ V}; T_{amb} = 25^\circ\text{C}$	C_{rs}	typ.	1,1 pF			
Transfer admittance (common source)	$ Y_{fs} $					
$V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 1 \text{ kHz}; T_{amb} = 25^\circ\text{C}$			3,0 to 6,5 mS			

MECHANICAL DATA

Fig. 1 TO-92 variant.

Dimensions in mm



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	V_{DGO}	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Drain current	I_D	max.	25 mA
Gate current	I_G	max.	10 mA
Power dissipation			
up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	300 mW
up to $T_{amb} = 90^\circ\text{C}$	P_{tot}	max.	300 mW 1)
Storage temperature	T_{stg}	—	—65 to + 150 °C
Junction temperature	T_j	max.	150 °C

→ **THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th j-a}$	=	0,25 K/mW
From junction to ambient	$R_{th j-a}$	=	0,20 K/mW 1)

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

		BF245A	B	C
Gate cut-off current				
$-V_{GS} = 20 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	< 5	5	5 nA
$-V_{GS} = 20 \text{ V}; V_{DS} = 0; T_j = 125^\circ\text{C}$	$-I_{GSS}$	< 0,5	0,5	0,5 μA
Drain current 2)				
$\rightarrow V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS} 3)	> 2 < 6,5	6,0 15,0	12 mA 25 mA
Gate-source breakdown voltage				
$-I_G = 1 \mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	> 30	30	30 V
Gate-source voltage				
$\rightarrow I_D = 200 \mu\text{A}; V_{DS} = 15 \text{ V}$	$-V_{GS}$ 3)	> 0,4 < 2,2	1,6 3,8	3,2 V 7,5 V

1) Transistor mounted on printed circuit board, maximum lead length 3 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

2) Measured under pulse conditions: $t_p = 300 \mu\text{s}; \delta \leq 0,02$.→ 3) BF245A/0: $I_{DSS} = 0,5$ to $2,0 \text{ mA}$; $-V_{GS} = 0,2$ to $1,0 \text{ V}$
 BF245A/1: $I_{DSS} = 2,0$ to $3,0 \text{ mA}$; $-V_{GS} = 0,4$ to $1,0 \text{ V}$
 BF245A/2: $I_{DSS} = 3,0$ to $4,5 \text{ mA}$; $-V_{GS} = 0,7$ to $1,4 \text{ V}$
 BF245A/3: $I_{DSS} = 4,5$ to $6,5 \text{ mA}$; $-V_{GS} = 1,1$ to $2,2 \text{ V}$.

Gate-source cut-off voltage

 $I_D = 10 \text{ nA}; V_{DS} = 15 \text{ V}$ $-V_{(P)GS} \quad 0,25 \text{ to } 8,0 \text{ V}$ y-parameters at $T_{\text{amb}} = 25^\circ\text{C}$ (common source) $V_{DS} = 15 \text{ V}; V_{GS} = 0$ $f = 1 \text{ kHz}$

Transfer admittance

 $|y_{fs}| \quad 3,0 \text{ to } 6,5 \text{ mS}$

Output admittance

 $|y_{os}| \quad \text{typ. } 25 \mu\text{S}$ $f = 200 \text{ MHz}$

Input conductance

 $g_{is} \quad \text{typ. } 250 \mu\text{S}$

Reverse transfer admittance

 $|y_{rs}| \quad \text{typ. } 1,4 \text{ mS}$

Transfer admittance

 $|y_{fs}| \quad \text{typ. } 6 \text{ mS}$

Output conductance

 $g_{os} \quad \text{typ. } 40 \mu\text{S}$ $V_{DS} = 20 \text{ V}; -V_{GS} = 1 \text{ V}$ $f = 1 \text{ MHz}$

Input capacitance

 $C_{is} \quad \text{typ. } 4,0 \text{ pF}$

Feedback capacitance

 $C_{rs} \quad \text{typ. } 1,1 \text{ pF}$

Output capacitance


 $C_{os} \quad \text{typ. } 1,6 \text{ pF}$



Cut-off frequency *



 $V_{DS} = 15 \text{ V}; V_{GS} = 0$ $f_{gfs} \quad \text{typ. } 700 \text{ MHz}$ Noise figure at $f = 100 \text{ MHz}; R_G = 1 \text{ k}\Omega$ (common source) $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{\text{amb}} = 25^\circ\text{C}$



input tuned to minimum noise



 $F \quad \text{typ. } 1,5 \text{ dB}$ * The frequency at which g_{fs} is 0,7 of its value at 1 kHz.

























N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical n-channel planar epitaxial junction field-effect transistors in plastic TO-92 variants, intended for v.h.f. and u.h.f. amplifiers, mixers, and general purpose switching.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	250 mW
Drain current		BF247A	B C
$V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	> 30	60 110 mA
Gate-source cut-off voltage		< 80	140 250 mA
$I_D = 10 \text{ nA}; V_{DS} = 15 \text{ V}$	$-V_{(P)GS}$		0,6 to 14,5 V
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	typ.	3,5 pF
Transfer admittance (common source)	$ Y_{fs} $	>	8 mS
$I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ kHz}$			

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Gate current	I_G	max.	10 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	250 mW
Storage temperature	T_{stg}		-65 to +150 °C
Junction temperature	T_j	max.	150 °C

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th j-a}$	=	500 K/W
--------------------------------------	--------------	---	---------

CHARACTERISTICS $T_{amb} = 25^\circ\text{C}$

		BF247A	B	C
Gate cut-off current $-V_{GS} = 15 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	< 5	5	5 nA
Drain current* $V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	> 30 < 80	60 140	110 mA 250 mA
Gate-source breakdown voltage $-I_G = 1 \mu\text{A}; V_{DS} = 0$	$-V_{(BR)GS}$	> 25	25	25 V
Gate-source voltage $I_D = 200 \mu\text{A}; V_{DS} = 15 \text{ V}$	$-V_{GS}$	> 1,5 < 4,0	3,0 7,0	5,5 V 12,0 V
Gate-source cut-off voltage $I_D = 10 \text{ nA}; V_{DS} = 15 \text{ V}$	$-V_{(P)GS}$			0,6 to 14,5 V
Transfer admittance (common source) $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ kHz}$	$ Y_{fs} $	> typ.		8 mS 17 ms
Capacitances at $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}$	C_{rs}	typ.		3,5 pF
feed-back capacitance	C_{is}	typ.		11 pF
input capacitance	C_{cs}	typ.		5 pF
output capacitance	f_{gfs}	typ.		450 MHz
Cut-off frequency** $V_{DS} = 15 \text{ V}; V_{GS} = 0$				

* Measured under pulse conditions; $t_p = 300 \mu\text{s}; \delta \leq 0,02$.** The frequency at which g_{fs} is 0,7 of its value at 1 kHz.

N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for v.h.f. and u.h.f. applications.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	300 mW
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	BF256A B C	
		> 3 6 11 mA	
		< 7 13 18 mA	
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 20 \text{ V}; -V_{GS} = 1 \text{ V}; T_{amb} = 25^\circ\text{C}$	C_{rs}	typ.	0,7 pF
Transfer admittance (common source) $V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 1 \text{ kHz}; T_{amb} = 25^\circ\text{C}$	$ Y_{fs} $	>	4,5 mS
Power gain at $f = 800 \text{ MHz}$ $V_{DS} = 15 \text{ V}; R_S = 47 \Omega$	G_p	typ.	11 dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	V_{DGO}	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Gate current	I_G	max.	10 mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	300 mW
up to $T_{amb} = 90^\circ\text{C}$	P_{tot}	max.	300 mW 1)
Storage temperature	T_{stg}		-65 to + 150 °C
Junction temperature	T_j	max.	150 °C

→ **THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	0,25 K/mW
From junction to ambient	$R_{th\ j-a}$	=	0,20 K/mW 1)

CHARACTERISTICS $T_{amb} = 25^\circ\text{C}$ unless otherwise specified

Gate cut-off current

 $-V_{GS} = 20 \text{ V}; V_{DS} = 0$ $-I_{GSS}$ < 5 nA

Drain current 2)

BF256A	B	C
>	3	6
<	7	11

mA

→ $V_{DS} = 15 \text{ V}; V_{GS} = 0$

$-V_{(BR)GSS}$	>	30 V
$-V_{GS}$ 3)	<	18 mA

Gate-source breakdown voltage

 $-I_G = 1 \mu\text{A}; V_{DS} = 0$ $-V_{(BR)GSS}$ > 30 V

Gate-source voltage

→ $I_D = 200 \mu\text{A}; V_{DS} = 15 \text{ V}$ $-V_{GS}$ 3) 0,5 to 7,5 V

1) Transistor mounted on printed circuit board, maximum lead length 3 mm, mounting pad for drain lead minimum 10 mm x 10 mm.


2) Measured under pulse conditions: $t_p = 300 \mu\text{s}; \delta \leq 0,02$.→ 3) BF256B/1: $I_{DSS} = 6$ to 8 mA; $-V_{GS} = 1,4$ to 2,6 V.



y-parameters (common source)



Transistor admittance at $f = 1$ kHz $V_{DS} = 15$ V; $V_{GS} = 0$
 $|Y_{fs}|$ > typ. 4,5 mS 1) ←
 5 mS 1)
Output capacitance at $f = 1$ MHz $V_{DS} = 20$ V; $V_{GS} = 0$ C_{os} typ. 1,2 pFFeedback capacitance at $f = 1$ MHz $V_{DS} = 20$ V; $-V_{GS} = 1$ V C_{rs} typ. 0,7 pF



Cut-off frequency



 $V_{DS} = 15$ V; $V_{GS} = 0$ f_{gfs} typ. 1 GHz 2)Noise figure at $f = 800$ MHz $V_{DS} = 10$ V; $R_S = 47 \Omega$ F typ. 7,5 dBPower gain at $f = 800$ MHz $V_{DS} = 15$ V; $R_S = 47 \Omega$ G_p typ. 11 dB1) Measured under pulse conditions: $t_p = 300 \mu s$; $\delta \leq 0,02$.2) The frequency at which g_{fs} is 0,7 of its value at 1 kHz.

























N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Asymmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for applications up to the v.h.f. range.

These FETs can be supplied in four I_{DSS} groups. Special features are the low feedback capacitance and the low noise figure. Thanks to these special features the BF410 is very suitable for applications such as the r.f. stages in f.m. portables (type A), car radios (type B) and mains radios (type C) or the mixer stage (type D).


QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20	V			
Drain current (d.c. or average)	I_D	max.	30	mA			
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	300	mW			
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	I_{DSS}	 $>$ $<$	BF410A 0,7 3,0	B 2,5 7,0	C 6 12	D 10 18	mA
Transfer admittance (common source) $V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	$ Y_{fs} $	$>$	2,5	4	6	7	mA/V
Feedback capacitance $V_{DS} = 10\text{ V}; V_{GS} = 0$	C_{rs}	typ.	0,3	0,3	—	—	pF
$V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$	C_{rs}	typ.	—	—	0,3	0,3	pF
Noise figure at optimum source admittance $G_S = 1\text{ mA/V}; -B_S = 3\text{ mA/V}; f = 100\text{ MHz}$	F	typ.	1,5	1,5	—	—	dB
$V_{DS} = 10\text{ V}; V_{GS} = 0$	F	typ.	—	—	1,5	1,5	
$V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$	F	typ.	—	—	1,5	1,5	

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	20	V
Drain-gate voltage (open source)	V_{DGO}	max.	20	V
Drain current (d.c. or average)	I_D	max.	30	mA
Gate current	$\pm I_G$	max.	10	mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	300	mW
Storage temperature	T_{stg}	-	–65 to + 150	$^\circ\text{C}$
Junction temperature	T_j	max.	150	$^\circ\text{C}$

THERMAL RESISTANCEFrom junction to ambient in free air $R_{th\ j-a}$ = 0,25 $^\circ\text{C}/\text{mW}$ **STATIC CHARACTERISTICS** $T_{amb} = 25^\circ\text{C}$

			BF410A	B	C	D	
Gate cut-off current $-V_{GS} = 0,2 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	10	10	10	10	nA
Gate-drain breakdown voltage $I_S = 0; -I_D = 10 \mu\text{A}$	$-V_{(BR)GDO}$	>	20	20	20	20	V
Drain current $V_{DS} = 10 \text{ V}; V_{GS} = 0$	I_{DSS}	> <	0,7 3,0	2,5 7,0	6 12	10 18	mA
Gate-source cut-off voltage $I_D = 10 \mu\text{A}; V_{DS} = 10 \text{ V}$	$-V_{(P)GS}$	typ.	0,8	1,5	2,2	3	V

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $V_{DS} = 10$ V; $V_{GS} = 0$; $T_{amb} = 25$ °C for BF410A and B
 $V_{DS} = 10$ V; $I_D = 5$ mA; $T_{amb} = 25$ °C for BF410C and D

y-parameters (common source)		BF410A	B	C	D
Input capacitance at $f = 1$ MHz	C_{is}	<	5	5	5 pF
Input conductance at $f = 100$ MHz	g_{is}	typ.	100	90	50 μ A/V
Feedback capacitance at $f = 1$ MHz	C_{rs}	typ. <	0,3 0,4	0,3 0,4	0,3 pF 0,4 pF
Transfer admittance at $f = 1$ kHz $V_{GS} = 0$ instead of $I_D = 5$ mA	$ Y_{fs} $	>	2,5	4,0	3,5 mA/V
Transfer admittance at $f = 100$ MHz	$ Y_{fs} $	typ.	3,5	5,5	5,0 mA/V
Output capacitance at $f = 1$ MHz	C_{os}	<	3	3	3 pF
Output conductance at $f = 1$ MHz	g_{os}	<	60	80	120 μ A/V
Output conductance at $f = 100$ MHz	g_{os}	typ.	35	55	90 μ A/V
Noise figure at optimum source admittance $G_S = 1$ mA/V; $-B_S = 3$ mA/V; $f = 100$ MHz	F	typ.	1,5	1,5	1,5 dB




Fig. 2 $V_{GS} = 0$ for BF410A and BF410B;
 $I_D = 5$ mA for BF410C and BF410D;
 $f = 1$ MHz; $T_{amb} = 25$ °C.




Fig. 3 $V_{DS} = 10$ V; $f = 1$ kHz; $T_{amb} = 25$ °C; typical values.

N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Asymmetrical N-channel planar epitaxial junction field-effect transistors in the miniature plastic envelope intended for applications up to the v.h.f. range in hybrid thick and thin-film circuits. Special features are the low feedback capacitance and the low noise figure. These features make the product very suitable for applications such as the r.f. stages in f.m. portables (BF510), car radios (BF511) and mains radios (BF512) or the mixer stage (BF513).

QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20	V
Drain current (d.c. or average)	I_D	max.	30	mA
Total power dissipation up to $T_{amb} = 65^\circ\text{C}$	P_{tot}	max.	250	mW
Drain current $V_{DS} = 10 \text{ V}; V_{GS} = 0$	I_{DSS}	$\begin{matrix} > \\ < \end{matrix}$	$\begin{matrix} 0,7 \\ 3,0 \end{matrix}$	$\begin{matrix} 2,5 \\ 7,0 \end{matrix}$
Transfer admittance (common source) $V_{DS} = 10 \text{ V}; V_{GS} = 0; f = 1 \text{ kHz}$	$ y_{fs} $	>	2,5	4
Feedback capacitance $V_{DS} = 10 \text{ V}; V_{GS} = 0$	C_{rs}	typ.	0,3	0,3
$V_{DS} = 10 \text{ V}; I_D = 5 \text{ mA}$	C_{rs}	typ.	—	0,3
Noise figure at optimum source admittance $G_S = 1 \text{ mA/V}; -B_S = 3 \text{ mA/V}; f = 100 \text{ MHz}$	F	typ.	1,5	—
$V_{DS} = 10 \text{ V}; V_{GS} = 0$	F	typ.	—	— dB
$V_{DS} = 10 \text{ V}; I_D = 5 \text{ mA}$	F	typ.	—	1,5 dB



MECHANICAL DATA

SOT-23

See also *Soldering recommendations*.

MECHANICAL DATA

Fig. 1 SOT-23



Marking code

BF510 = S6
BF511 = S7
BF512 = S8
BF513 = S9

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage see Fig. 4	V _{D5}	max.	20	V
Drain-gate voltage (open source) see Fig. 4	V _{DGO}	max.	20	V
Drain current (d.c. or average)	I _D	max.	30	mA
Gate current	± I _G	max.	10	mA
Total power dissipation up to T _{amb} = 60 °C**	P _{tot}	max.	250	mW
Storage temperature	T _{stg}		-65 to + 175	°C
Junction temperature	T _j	max.	175	°C

THERMAL CHARACTERISTICS*

$$T_j = P_x (R_{th\ j-t} + R_{th\ t-s} + R_{th\ s-a}) + T_{amb}$$

Thermal resistance

From junction to tab	R _{th\ j-t} =	60	K/W
From tab to soldering points	R _{th\ t-s} =	280	K/W
From soldering points to ambient**	R _{th\ s-a} =	90	K/W

* See Thermal characteristics in chapter GENERAL.

** Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

STATIC CHARACTERISTICS $T_{amb} = 25^{\circ}\text{C}$

			BF510	511	512	513
Gate cut-off current $-V_{GS} = 0,2 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	10	10	10	10 nA
Gate-drain breakdown voltage $I_S = 0; -I_D = 10 \mu\text{A}$	$-V_{(BR)GDO}$	>	20	20	20	20 V
Drain current $V_{DS} = 10 \text{ V}; V_{GS} = 0$	I_{DSS}	> <	0,7 3,0	2,5 7,0	6 12	10 mA 18 mA
Gate-source cut-off voltage $I_D = 10 \mu\text{A}; V_{DS} = 10 \text{ V}$	$-V_{(P)GS}$	typ.	0,8	1,5	2,2	3 V

DYNAMIC CHARACTERISTICSMeasuring conditions (common source): $V_{DS} = 10 \text{ V}; V_{GS} = 0; T_{amb} = 25^{\circ}\text{C}$ for BF510 and BF511 $V_{DS} = 10 \text{ V}; I_D = 5 \text{ mA}; T_{amb} = 25^{\circ}\text{C}$ for BF512 and BF513

y-parameters (common source)			BF510	511	512	513
Input capacitance at $f = 1 \text{ MHz}$	C_{is}	<	5	5	5	5 pF
Input conductance at $f = 100 \text{ MHz}$	g_{is}	typ.	100	90	60	50 $\mu\text{A/V}$
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	typ. <	0,3 0,4	0,3 0,4	0,3 0,4	0,3 pF 0,4 pF
Transfer admittance at $f = 1 \text{ kHz}$ $V_{GS} = 0$ instead of $I_D = 5 \text{ mA}$	$ Y_{fs} $	>	2,5	4,0	4,0	3,5 mA/V
Transfer admittance at $f = 100 \text{ MHz}$	$ Y_{fs} $	typ.	3,5	5,5	5,0	5,0 mA/V
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	<	3	3	3	3 pF
Output conductance at $f = 1 \text{ MHz}$	g_{os}	<	60	80	100	120 $\mu\text{A/V}$
Output conductance at $f = 100 \text{ MHz}$	g_{os}	typ.	35	55	70	90 $\mu\text{A/V}$
Noise figure at optimum source admittance $G_S = 1 \text{ mA/V}; -B_S = 3 \text{ mA/V}; f = 100 \text{ MHz}$	F	typ.	1,5	1,5	1,5	1,5 dB




Fig. 2 $V_{GS} = 0$ for BF510 and BF511;
 $I_D = 5$ mA for BF512 and BF513;
 $f = 1$ MHz; $T_{amb} = 25$ °C.




Fig. 3 $V_{DS} = 10$ V; $f = 1$ kHz; $T_{amb} = 25$ °C; typical values.




Fig. 4 Voltage derating curve.




Fig. 5 Power derating curve.

DUAL N-CHANNEL FETS

Dual symmetrical n-channel silicon planar epitaxial junction field-effect transistors in a TO-71 metal envelope, with electrically insulated gates and a common substrate connected to the envelope; intended for high performance low level differential amplifiers.

QUICK REFERENCE DATA

Characteristics measured at $T_{amb} = 25^\circ\text{C}$; $I_D = 200 \mu\text{A}$; $V_{DG} = 15 \text{ V}$


	BFQ10	11	12	13	14	15	16	pA
Difference in gate current	$ \Delta I_G $	< 10	10	10	10	10	10	
Gate-source voltage difference	$ \Delta V_{GS} $	< 5	10	10	10	15	20	mV
Thermal drift of gate-source voltage difference	$\left \frac{d\Delta V_{GS}}{dT} \right $	< 5	5	10	20	20	40	$\mu\text{V/K}$
Transfer conductance ratio	$\frac{g_{1fs}}{g_{2fs}}$	$> 0,98$ $< 1,02$	0,98 1,02	0,98 1,02	0,98 1,02	0,98 1,02	0,95 1,05	0,95 1,05
Difference in transfer impedance	$\left \frac{\Delta}{g_{fs}} \right $	< 6	6	12	12	12	20	Ω
Difference in penetration factor	$\left \frac{\Delta g_{os}}{g_{fs}} \right $	< 10	30	30	30	30	100	$\mu\text{V/V}$
Common mode rejection ratio	CMRR	> 100	90	90	90	90	80	dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-71.

All leads insulated from the case.



RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)Voltages

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Drain-gate voltage (open source)	V_{DGO}	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V
Voltage between gate 1 and gate 2	$\pm V_{1G - 2G}$	max.	40	V

Currents

Drain current	I_D	max.	30	mA
Gate current	I_G	max.	10	mA

Power dissipation

Total power dissipation up to $T_{amb} = 75^{\circ}\text{C}$	P_{tot}	max.	250	mW
--	-----------	------	-----	----

Temperatures

Storage temperature	T_{stg}	-65 to +200	$^{\circ}\text{C}$
Junction temperature	T_j	max.	200 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	0,5	$^{\circ}\text{C}/\text{mW}$
--------------------------------------	---------------	---	-----	------------------------------

CHARACTERISTICS (total device) $T_{amb} = 25^{\circ}\text{C}$ unless otherwise specifiedMeasured at: $I_D = 200 \mu\text{A}$; $V_{DG} = 15 \text{ V}$ except for drain current ratio.

<u>Drain current ratio</u> 1)		BFQ10	11	12	13	14	15	16	
$V_{DG} = 15 \text{ V}; V_{GS} = 0$	$\frac{I_{1D-1SS}}{I_{2D-2SS}}$	$> 0,97$	0,95	0,95	0,95	0,92	0,90	0,80	
<u>Difference in gate current</u>	$ \Delta I_G $	$< 1,03$	1,05	1,05	1,05	1,08	1,10	1,20	
<u>Gate-source voltage difference</u>	$ \Delta V_{GS} $	< 10	10	10	10	10	10	10	pA
<u>Thermal drift of gate-source voltage difference</u>	$\left \frac{d \Delta V_{GS}}{dT} \right $	< 5	5	10	10	15	20	50	mV
<u>Transfer conductance ratio</u>	$\frac{g_{1fs}}{g_{2fs}}$	$> 0,98$	0,98	0,98	0,98	0,98	0,95	0,95	
<u>Difference in transfer impedance</u> 2)	$\left \Delta \frac{1}{g_{fs}} \right $	$< 1,02$	1,02	1,02	1,02	1,02	1,05	1,05	
<u>Difference in penetration factor</u> 3)	$\left \Delta \frac{g_{os}}{g_{fs}} \right $	< 10	30	30	30	30	30	100	$\mu\text{V/V}$
<u>Common mode rejection ratio</u> 4)	CMRR	> 100	90	90	90	90	90	80	dB

1) Measured under pulse conditions.

2) The difference in transfer impedance is equal to the ratio of the change of the gate-source voltage difference to the change of drain current, at constant drain-gate voltage.

$$\left(\Delta \frac{1}{g_{fs}} = \frac{d \Delta V_{GS}}{d I_D} \text{ at } V_{DG} = \text{constant} \right)$$

3) The difference in penetration factor is equal to the ratio of the change of the gate-source voltage difference to the change of drain-gate voltage, at constant drain current.

$$\left(\Delta \frac{g_{os}}{g_{fs}} = \frac{d \Delta V_{GS}}{d V_{DG}} \text{ at } I_D = \text{constant} \right)$$


4) Common mode rejection ratio



$$\text{CMRR (in dB)} = -20 \log \left| \Delta \frac{g_{os}}{g_{fs}} \right|$$




CHARACTERISTICS (Individual transistor) $T_{amb} = 25 \text{ }^{\circ}\text{C}$ unless otherwise specifiedGate cut-off current $-V_{GS} = 20 \text{ V}; V_{DS} = 0$ $-I_{GSS}$ < 100 pA $-V_{GS} = 20 \text{ V}; V_{DS} = 0; T_{amb} = 125 \text{ }^{\circ}\text{C}$ $-I_{GSS}$ < 20 nAGate current $I_D = 200 \mu\text{A}; V_{DG} = 15 \text{ V}; T_{amb} = 125 \text{ }^{\circ}\text{C}$ I_G < 10 nADrain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$ I_{DSS} 0,5 to 10 mA¹⁾Gate-source voltage $I_D = 200 \mu\text{A}; V_{DG} = 15 \text{ V}$ $-V_{GS}$ < 2,7 VGate-source cut-off voltage $I_D = 1 \text{ nA}; V_{DG} = 15 \text{ V}$ $-V_{(P)GS}$ 0,5 to 3,5 VTransfer conductance at f = 1 kHz $I_D = 200 \mu\text{A}; V_{DG} = 15 \text{ V}$ g_{fs} > 1,0 mA/VOutput conductance at f = 1 kHz $I_D = 200 \mu\text{A}; V_{DG} = 15 \text{ V}$ g_{os} < 5 $\mu\text{A}/\text{V}$ Input capacitance at f = 1 MHz $I_D = 200 \mu\text{A}; V_{DG} = 15 \text{ V}$ C_{is} < 8 pF²⁾Feedback capacitance at f = 1 MHz $I_D = 200 \mu\text{A}; V_{DG} = 15 \text{ V}$ C_{rs} < 1,0 pF²⁾Equivalent noise voltage $I_D = 200 \mu\text{A}; V_{DS} = 15 \text{ V}$
 $B = 0,6 \text{ to } 100 \text{ Hz}$ V_n < 0,5 μV




1) Measured under pulse conditions.

2) Measured with case grounded.









N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Planar epitaxial junction field effect transistor in a microminiature plastic envelope. It is intended for low level general purpose amplifiers in thick and thin-film circuits.

QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25	V
Total power dissipation up to $T_{amb} = 65^\circ\text{C}$	P_{tot}	max.	250	mW
			BFR30	BFR31
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	I_{DSS}	$>$ $<$	4 10	1 5 mA
Transfer admittance (common source) $I_D = 1\text{ mA}; V_{DS} = 10\text{ V}; f = 1\text{ kHz}$	$ Y_{fs} $	$>$ $<$	1,0 4,0	1,5 4,5 mA/V

MECHANICAL DATA


Fig. 1 SOT-23.

Dimensions in mm

Marking code

BFR30 = M1

BFR31 = M2

See also *Soldering recommendations*.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage see Fig. 2	$\pm V_{DS}$	max.	25	V
Drain-gate voltage (open source) see Fig. 2	V_{DGO}	max.	25	V
Gate-source voltage (open drain) see Fig. 2	$-V_{GSO}$	max.	25	V
Drain current	I_D	max.	10	mA
Gate current	I_G	max.	5	mA
Total power dissipation up to $T_{amb} = 65^\circ\text{C}^{**}$	P_{tot}	max.	250	mW
Storage temperature	T_{stg}		-65 to + 175	$^\circ\text{C}$
Junction temperature	T_j	max.	175	$^\circ\text{C}$

THERMAL CHARACTERISTICS*

$$T_j = P \times (R_{th\ j-t} + R_{th\ t-s} + R_{th\ s-a}) + T_{amb}$$

Thermal resistance

From junction to tab	$R_{th\ j-t}$	=	60	K/W
From tab to soldering points	$R_{th\ t-s}$	=	280	K/W
From soldering points to ambient**	$R_{th\ s-a}$	=	90	K/W

CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

			BFR30	BFR31	
Gate cut-off current $-V_{GS} = 10\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0,2	0,2	nA
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	I_{DSS}	> <	4 10	1 5	mA
Gate-source voltage $I_D = 1\text{ mA}; V_{DS} = 10\text{ V}$	$-V_{GS}$	> <	0,7 3,0	0 1,3	V
$I_D = 50\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{GS}$	<	4,0	2,0	V
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	<	5	2,5	V
y parameters					
Transfer admittance at $f = 1\text{ kHz}; T_{amb} = 25^\circ\text{C}$ $I_D = 1\text{ mA}; V_{DS} = 10\text{ V}$	$ Y_{fs} $	> <	1,0 4,0	1,5 4,5	mA/V
$I_D = 200\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$ Y_{fs} $	>	0,5	0,75	mA/V
Output admittance at $f = 1\text{ kHz}$ $I_D = 1\text{ mA}; V_{DS} = 10\text{ V}$	$ Y_{os} $	<	40	25	$\mu\text{A/V}$
$I_D = 200\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$ Y_{os} $	<	20	15	$\mu\text{A/V}$

* See *Thermal characteristics* in chapter GENERAL.

** Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

y parameters (continued)

		BFR30	BFR31	
Input capacitance at $f = 1$ MHz				
$I_D = 1$ mA; $V_{DS} = 10$ V	C_{is}	<	4	4 pF
$I_D = 200$ μ A; $V_{DS} = 10$ V	C_{is}	<	4	4 pF
Feedback capacitance at $f = 1$ MHz; $T_{amb} = 25$ °C				
$I_D = 1$ mA; $V_{DS} = 10$ V	C_{rs}	<	1,5	1,5 pF
$I_D = 200$ μ A; $V_{DS} = 10$ V	C_{rs}	<	1,5	1,5 pF
Equivalent noise voltage				
$I_D = 200$ μ A; $V_{DS} = 10$ V	V_n	<	0,5	0,5 μ V
$B = 0,6$ to 100 Hz				




Fig. 2 Voltage derating curve.




Fig. 3 Power derating curve.




Fig. 4.




Fig. 5.




Fig. 6.

BFR30
BFR31




Fig. 7.




Fig. 8.




Fig. 9.




Fig. 10.




Fig. 11.




Fig. 12.




Fig. 13.




Fig. 14.




Fig. 15.




Fig. 16.

N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTOR


Symmetrical n-channel silicon junction field-effect transistor, designed primarily for use as a source follower with the input protected against successive voltage surges by a forward and reverse integrated diode.

QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GS}$	max.	30 V
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$	P_{tot}	max.	200 mW
Drain current			
$V_{DS} = 6 \text{ V}; V_{GS} = 0$: BFR101A	I_{DSS}	0,2 to 1,5 mA	
$V_{DS} = 6 \text{ V}; V_{GS} = 0$: BFR101B	I_{DSS}	1,0 to 5,0 mA	
Transfer admittance (common source)			
$V_{DS} = 6 \text{ V}; V_{GS} = 0; f = 1 \text{ kHz}$: BFR101A	$ y_{fs} $	>	1,2 mS
$V_{DS} = 6 \text{ V}; V_{GS} = 0; f = 1 \text{ kHz}$: BFR101B	$ y_{fs} $	>	2,5 mS

MECHANICAL DATA

Fig. 1 SOT-143.



See also *Soldering recommendations*.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	V_{DGO}	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Drain current (d.c.)	I_D	max.	20 mA
Gate current (d.c.)	I_G	max.	10 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$ *	P_{tot}	max.	200 mW
Storage temperature	T_{stg}		-65 to $+150^\circ\text{C}$
Junction temperature	T_j	max.	150 °C

THERMAL RESISTANCE

From junction to ambient in free air*	$R_{th j-a}$	=	460 K/W
---------------------------------------	--------------	---	---------

CHARACTERISTICS with source connected to case for all measurements

$T_{amb} = 25^\circ\text{C}$ unless otherwise specified

		BFR101A	BFR101B
Gate leakage current $V_{DS} = 6 \text{ V}; I_D = 10 \mu\text{A}$	$-I_G$	< 5	5 nA
Drain current* $V_{DS} = 6 \text{ V}; V_{GS} = 0$	I_{DSS}	0,2 to 1,5	1 to 5 mA
Gate-source cut-off voltage $V_{DS} = 6 \text{ V}; I_D = 1 \mu\text{A}$	$-V_{(P)GS}$	0,2 to 1	0,5 to 2,5 V
Small-signal common-source characteristics			
$V_{DS} = 6 \text{ V}; V_{GS} = 0$			
Transfer admittance* $f = 1 \text{ kHz}$	$ Y_{fs} $	> 1,2	2,5 mS
→ Output admittance at $f = 1 \text{ kHz}^{**}$	$ Y_{os} $	typ. 10	50 mS
Input capacitance at $f = 1 \text{ MHz}$ diodes not connected	C_{is}	< 5	5 pF
Diode capacitance $V_D = 0$; source and drain not connected	C_d	typ. 0,7	0,7 pF
Diode forward voltage $\pm I_F = 10 \text{ mA}$	V_F	0,7 to 1,2	0,7 to 1,2 V

* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0,6 mm.

** Measured under pulse conditions: $t_p = 100 \text{ ms}$; $\delta \leq 0,1$.

MATCHED N-CHANNEL FETS

Matched pair of symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes, mounted together in a metal S-clip.

These devices are intended for low level differential amplifiers.

QUICK REFERENCE DATA

Characteristics measured at $T_{amb} = 25^{\circ}\text{C}$; $I_D = 0,5 \text{ mA}$; $V_{DG} = 15 \text{ V}$

		BFS21	BFS21A
Gate cut-off current	I_G	< 0,5	0,5 nA
Gate -source voltage difference	$ \Delta V_{GS} $	< 20	10 mV
Thermal drift of gate-source voltage difference	$\left \frac{d\Delta V_{GS}}{dT} \right $	< 75	40 $\mu\text{V/K}$
Difference in transfer impedance	$\left \Delta \frac{1}{g_{fs}} \right $	< 15	7,5 Ω
Difference in penetration factor	$\left \Delta \frac{g_{os}}{g_{fs}} \right $	< 1	0,5 mV/V
Common mode rejection ratio	CMRR	> 60	66 dB

MECHANICAL DATA


SOT-52

TOTAL DEVICE

MECHANICAL DATA

SOT-52

Dimensions in mm



(1) = shield lead (connected to case).

Maximum lead diameter is guaranteed only for 12,7 mm.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage between any 2 terminals	V	max.	30 V
Drain current	I _D	max.	4 mA
Gate current	I _G	max.	0,5 mA
Total power dissipation up to T _{amb} = 100 °C	P _{tot}	max.	30 mW
Operating ambient temperature	T _{amb}		-20 to + 100 °C

CHARACTERISTICS (total device)

T_{amb} = 25 °C unless otherwise specified

Drain current ratio		BFS21	BFS21A
V _{DG} = 15 V; V _{GS} = 0; T _j = 25 °C	I _{D1-S1S} I _{D2-S2S}	> 0.95 < 1.05	0.95 1.05
Gate-source voltage difference			
I _D = 500 μA; V _{DG} = 15 V	ΔV _{GS}	< 20	10 mV
I _D = 100 μA; V _{DG} = 15 V	ΔV _{GS}	< 20	10 mV
Thermal drift of gate-source voltage difference			
I _D = 500 μA; V _{DG} = 15 V	d ΔV _{GS} / dT	< 75	40 μV/°C
I _D = 100 μA; V _{DG} = 15 V	d ΔV _{GS} / dT	< 75	40 μV/°C
Change of gate-source voltage difference with ambient temperature			
T _{amb} = 25 to 100 °C			
I _D = 500 μA; V _{DG} = 15 V	ΔV _{GS} (T _{amb2}) - ΔV _{GS} (T _{amb1})	< 6	3 mV
I _D = 100 μA; V _{DG} = 15 V	ΔV _{GS} (T _{amb2}) - ΔV _{GS} (T _{amb1})	< 6	3 mV
Difference of penetration factors ¹⁾			
I _D = 500 μA; V _{DG} = 15 V	Δ g _{os} / g _{fs}	< 1	0.5 10 ⁻³
I _D = 100 μA; V _{DG} = 15 V	Δ g _{os} / g _{fs}	< 1	0.5 10 ⁻³
Difference of transfer impedances ²⁾			
I _D = 500 μA; V _{DG} = 15 V	Δ 1 / g _{fs}	< 15	7.5 Ω
I _D = 100 μA; V _{DG} = 15 V	Δ 1 / g _{fs}	< 75	37.5 Ω

1) The difference between the penetration factors is equal to the ratio of the change of the gate-source voltage difference to the change of drain-gate voltage, at constant drain current.

$$(\Delta \frac{g_{os}}{g_{fs}} = \frac{d \Delta V_{GS}}{d V_{DG}} \text{ at } I_D = \text{constant})$$

2) The difference between the transfer impedances is equal to the ratio of the change of the gate-source voltage difference to the change of drain current, at constant drain-gate voltage.

$$(\Delta \frac{1}{g_{fs}} = \frac{d \Delta V_{GS}}{d I_D} \text{ at } V_{DG} = \text{constant})$$

CHARACTERISTICS (continued) (total device)

Common mode rejection ratio¹⁾

$I_D = 500 \mu A$; $V_{DG} = 15 V$

	BFS21	BFS21A
CMRR	> 60	66 dB
CMRR	> 60	66 dB

$I_D = 100 \mu A$; $V_{DG} = 15 V$

INDIVIDUAL TRANSISTOR

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages

Drain-source voltage $\pm V_{DS}$ max. 30 V

Drain-gate voltage (open source) V_{DGO} max. 30 V

Gate-source voltage (open drain) $-V_{GSO}$ max. 30 V

Currents

Drain current I_D max. 20 mA

Gate current I_G max. 10 mA

Power dissipation

Total power dissipation up to $T_{amb} = 25^\circ$ P_{tot} max. 300 mW

Temperatures

Storage temperature T_{stg} -65 to +200 $^\circ C$

Junction temperature T_j max. 200 $^\circ C$

THERMAL RESISTANCE


From junction to ambient in free air
(for individual transistor without S-clip)

$$R_{th\ j-a} = 0.59 \text{ } ^\circ C/mV$$

1) Common mode rejection ratio

$$(CMRR)^{-1} = \Delta \frac{g_{os}}{g_{fs}} + \frac{1}{2} g_{cs} \Delta \frac{1}{g_{fs}}$$

where g_{cs} in this formula is the output conductance of the summing current source.



The guaranteed values of CMRR apply at $g_{cs} = 0.1 \mu \Omega^{-1}$

CHARACTERISTICS (individual transistor) $T_{amb} = 25^\circ C$ unless otherwise specified

Gate cut-off current

$I_D = 500 \mu A; V_{DS} = 15 V$ $I_G < 0.5 \text{ nA}$

$I_D = 500 \mu A; V_{DS} = 15 V; T_{amb} = 100^\circ C$ $I_G < 25 \text{ nA}$

Drain current

$V_{DS} = 15 V, V_{GS} = 0, T_j = 25^\circ C$ $I_{DSS} > 1 \text{ mA}$

Gate-source cut-off voltage

$I_D = 0.5 \text{ nA}, V_{DS} = 15 V$ $-V_{(P)GS} < 6 \text{ V}$

Transfer conductance at $f = 1 \text{ kHz}$

$I_D = 500 \mu A; V_{DS} = 15 V$ $g_{fs} > 1.0 \text{ m}\Omega^{-1}$

Output conductance at $f = 1 \text{ kHz}$

$I_D = 500 \mu A; V_{DS} = 15 V$ $g_{os} < 15 \mu\Omega^{-1}$

Input capacitance at $f = 1 \text{ MHz}$

$I_D = 500 \mu A; V_{DS} = 15 V$ $C_{is} < 5 \text{ pF}$

Feedback capacitance at $f = 1 \text{ MHz}$

$I_D = 500 \mu A; V_{DS} = 15 V$ $C_{rs} < 0.75 \text{ pF}$

Equivalent noise voltage

$f = 10 \text{ Hz}$

$I_D = 500 \mu A; V_{DS} = 15 V$ $V_n/\sqrt{B} < 200 \text{ nV}/\sqrt{\text{Hz}}$

$V_{DS} = 15 V, V_{GS} = 0$ $V_n/\sqrt{B} < 75 \text{ nV}/\sqrt{\text{Hz}}$

N-CHANNEL SILICON FET

N-channel silicon epitaxial planar junction field-effect transistor in a microminiature plastic envelope. The transistor is intended for low level general purpose amplifiers in thick and thin-film circuits.

QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Total power dissipation up to $T_{amb} = 65^\circ\text{C}$	P_{tot}	max.	250 mW
Drain current $V_{DS} = 10 \text{ V}; V_{GS} = 0$	I_{DSS}	$>$ $<$	0,2 mA 1,5 mA
Transfer admittance (common source) $I_D = 0,2 \text{ mA}; V_{DS} = 10 \text{ V}; f = 1 \text{ kHz}$	$ y_{fs} $	$>$	0,5 mA/V
Equivalent noise voltage $V_{DS} = 10 \text{ V}; I_D = 200 \mu\text{A}; B = 0,6 \text{ to } 100 \text{ Hz}$	V_n	$<$	0,5 μV


MECHANICAL DATA

Dimensions in mm

Marking code

Fig. 1 SOT-23.

BFT46 = M3



See also *Soldering recommendations*.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Drain-gate voltage (open source)	V_{DGO}	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Drain current	I_D	max.	10 mA
Gate current	I_G	max.	5 mA
Total power dissipation up to $T_{amb} = 65^\circ\text{C}$ **	P_{tot}	max.	250 mW
Storage temperature	T_{stg}		-65 to +175 °C
Junction temperature	T_j	max.	175 °C

THERMAL CHARACTERISTICS*

$$R_{th\ j-t} + R_{th\ t-s} + R_{th\ s-a} = \frac{T_j - T_{amb}}{P}$$

Thermal resistance

From junction to tab	$R_{th\ j-t}$	=	60 K/W
From tab to soldering points	$R_{th\ t-s}$	=	280 K/W
From soldering points to ambient**	$R_{th\ s-a}$	=	90 K/W

CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

Gate cut-off current $-V_{GS} = 10\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0,2 nA
Drain current ** $V_{DS} = 10\text{ V}; V_{GS} = 0$	I_{DSS}	> <	0,2 mA 1,5 mA
Gate-source voltage $I_D = 50\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{GS}$	> <	0,1 V 1,0 V
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	<	1,2 V
Y parameters at $f = 1\text{ kHz}$; $V_{DS} = 10\text{ V}; V_{GS} = 0; T_{amb} = 25^\circ\text{C}$			
Transfer admittance	$ y_{fs} $	>	1,0 mA/V
Output admittance	$ y_{os} $	<	10 $\mu\text{A/V}$
$V_{DS} = 10\text{ V}; I_D = 200\text{ }\mu\text{A};$			
Transfer admittance	$ y_{fs} $	>	0,5 mA/V
Output admittance	$ y_{os} $	<	5 $\mu\text{A/V}$

* See *Thermal characteristics* in chapter GENERAL.

** Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

Input capacitance at $f = 1$ MHz;

$V_{DS} = 10$ V; $V_{GS} = 0$; $T_{amb} = 25$ °C

C_{is} < 5 pF

Feedback capacitance at $f = 1$ MHz;

$V_{DS} = 10$ V; $V_{GS} = 0$; $T_{amb} = 25$ °C

C_{rs} < 1,5 pF

Equivalent noise voltage

$V_{DS} = 10$ V; $I_D = 200 \mu A$; $T_{amb} = 25$ °C

$B = 0,6$ to 100 Hz

V_n < 0,5 μ V




Fig. 2 Voltage derating curve.







Fig. 3 Power derating curve.

7Z78216

Fig. 4 Typical values. $V_{DS} = 10$ V; $T_j = 25$ °C.

7Z77642

Fig. 5 Typical values. $V_{DS} = 10$ V.Fig. 6 Correlation between $-V_{(P)GS}$ and I_{DSS} .
 $V_{DS} = 10$ V; $T_j = 25$ °C.




Fig. 7.




Fig. 8.




Fig. 9.

Fig. 7 $|y_{fs}|$ versus I_D .
 $V_{DS} = 10$ V; $f = 1$ kHz; $T_{amb} = 25$ °C.

Fig. 8 $|y_{os}|$ versus I_D .
 $V_{DS} = 10$ V; $f = 1$ kHz; $T_{amb} = 25$ °C.

Fig. 9 $|y_{os}|$ versus V_{DS} .
 $I_D = 0.4$ mA; $f = 1$ kHz; $T_{amb} = 25$ °C.




Fig. 10.




Fig. 11.






Fig. 12.

Fig.10 Typical values.
 $V_{DS} = 10$ V, $T_{amb} = 25$ °C.

Fig.11 Typical values.
 $V_{DS} = 10$ V, $T_{amb} = 25$ °C.

Fig.12 I_{GSS} versus T_j .
 $-V_{GSS} = 10$ V; $V_{DS} = 0$.

Fig. 13 $V_{DS} = 10$ V; $I_D = 0,2$ mA; $T_{amb} = 25$ °C.Fig. 14 $V_{DS} = 10$ V; $I_D = 0,2$ mA; $T_{amb} = 25$ °C.

N-CHANNEL SILICON FETS

Symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes with the shield lead connected to the case. The transistors are designed for broad band amplifiers (0 to 300 MHz). Their very low noise at low frequencies makes these devices very suitable for differential amplifiers, electro-medical and nuclear detector preamplifiers.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V	
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V	
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	300	mW	
			BFW10	BFW11	
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	$>$ $<$	8 20	4 10	mA mA
Gate-source cut-off voltage $I_D = 0,5 \text{ nA}; V_{DS} = 15 \text{ V}$	$-V_{(P)GS}$	$<$	8	6	V
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 15 \text{ V}; V_{GS} = 0$	C_{rs}	$<$	0,80	0,80	pF
Transfer admittance (common source) $V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 200 \text{ MHz}$	$ Y_{fs} $	$>$	3,2	3,2	mA/V
Noise figure at $V_{DS} = 15 \text{ V}; V_{GS} = 0$ $f = 100 \text{ MHz}; R_G = 1 \text{ k}\Omega$	F	$<$	2,5	2,5	dB
Equivalent noise voltage $f = 10 \text{ Hz}$	V_n/\sqrt{B}	$<$	75	75	nV/ $\sqrt{\text{Hz}}$

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) = shield lead connected to case

Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)Voltages

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Drain-gate voltage (open source)	V_{DGO}	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V

Currents

Drain current	I_D	max.	20	mA
Gate current	I_G	max.	10	mA

Power dissipation

Total power dissipation up to $T_{amb} = 25^\circ C$	P_{tot}	max.	300	mW
--	-----------	------	-----	----

Temperatures

Storage temperature	T_{stg}	-65 to +200	$^\circ C$
Junction temperature	T_j	max.	200 $^\circ C$

THERMAL RESISTANCE

From junction to ambient	$R_{th\ j-a}$	=	0.59	$^\circ C/mW$
--------------------------	---------------	---	------	---------------

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specifiedGate cut-off current $-V_{GS} = 20 \text{ V}; V_{DS} = 0$ **BFW10****BFW11** $-V_{GS} = 20 \text{ V}; V_{DS} = 0; T_j = 150^\circ\text{C}$ $< 0.1 \text{ nA}$ $< 0.5 \text{ } \mu\text{A}$ Drain current¹⁾ $V_{DS} = 15 \text{ V}; V_{GS} = 0$ $I_{DSS} > 8 \text{ mA}$ $< 20 \text{ mA}$ Gate-source voltage $I_D = 400 \mu\text{A}; V_{DS} = 15 \text{ V}$ $-V_{GS} > 2.0 \text{ V}$ $< 7.5 \text{ V}$ $I_D = 50 \mu\text{A}; V_{DS} = 15 \text{ V}$ $-V_{GS} > 1.25 \text{ V}$ $< 4.0 \text{ V}$ Gate-source cut-off voltage $I_D = 0.5 \text{ nA}; V_{DS} = 15 \text{ V}$ $-V_{(P)GS} < 8 \text{ V}$ y parameters $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25^\circ\text{C}$ $f = 1 \text{ kHz}$ Transfer admittance $|y_{fs}| > 3.5 \text{ mA/V}$ $< 6.5 \text{ mA/V}$

Output admittance

 $|y_{os}| < 85 \mu\text{A/V}$ $f = 1 \text{ MHz}$ Input capacitance $C_{is} \text{ typ. } 4 \text{ pF}$ $< 5 \text{ pF}$

Feedback capacitance

 $C_{rs} \text{ typ. } 0.6 \text{ pF}$ $< 0.80 \text{ pF}$ $f = 200 \text{ MHz}$ Transfer admittance $|y_{fs}| > 3.2 \text{ mA/V}$

Input conductance



 $g_{is} < 800 \mu\text{A/V}$




Output conductance



 $g_{os} < 200 \mu\text{A/V}$ Noise figure at $f = 100 \text{ MHz}$; $R_G = 1 \text{ k}\Omega$ $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25^\circ\text{C}$ $F < 2.5 \text{ dB}$



input tuned to minimum noise

Equivalent noise voltage $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25^\circ\text{C}$ $V_n/\sqrt{B} < 75 \text{ nV}/\sqrt{\text{Hz}}$ $f = 10 \text{ Hz}$ ¹⁾ Measured under pulse conditions.




















BFW10

BFW11









N-CHANNEL SILICON FETS

Symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes with the shield lead connected to the case. The transistors are intended for battery powered equipment and other low current-low voltage applications.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V
Total power dissipation up to $T_{amb} = 110^\circ\text{C}$	P_{tot}	max.	150	mW
			BFW12	BFW13
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	$>$ $<$	1 5	0,2 1,5 mA
Gate-source cut-off voltage $I_D = 0,5 \text{ nA}; V_{DS} = 15 \text{ V}$	$-V_{(P)GS}$	$<$	2,5	1,2 V
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 15 \text{ V}; V_{GS} = 0$	C_{rs}	$<$	0,80	0,80 pF
Transfer admittance (common source) $V_{DS} = 15 \text{ V}; I_D = 200 \mu\text{A}; f = 1 \text{ kHz}$	$ Y_{fs} $	$>$	0,5	0,5 mA/V
Equivalent noise voltage $V_{DS} = 15 \text{ V}; I_D = 200 \mu\text{A}$ $B = 0,6 \text{ to } 100 \text{ Hz}$	V_n	$<$	0,5	0,5 μV

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) = shield lead connected to case

Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)Voltages

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Drain-gate voltage (open source)	V_{DGO}	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V

Currents

Drain current	I_D	max.	10	mA
Gate current	I_G	max.	5	mA

Power dissipation

Total power dissipation up to $T_{amb} = 110^{\circ}\text{C}$	P_{tot}	max.	150	mW
---	-----------	------	-----	----

Temperatures

Storage temperature	T_{stg}	-65 to	+200	$^{\circ}\text{C}$
Junction temperature	T_j	max.	200	$^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient	$R_{th\ j-a}$	=	0.59	$^{\circ}\text{C}/\text{mW}$
--------------------------	---------------	---	------	------------------------------

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specifiedGate cut-off current

			BFW12	BFW13
$-V_{GS} = 10 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0.1	0.1 nA
$-V_{GS} = 10 \text{ V}; V_{DS} = 0; T_j = 150^\circ\text{C}$	$-I_{GSS}$	<	0.1	0.1 μA

Drain current ¹⁾

$V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	>	1	0.2 mA
		<	5	1.5 mA

Gate-source voltage

$I_D = 50 \mu\text{A}; V_{DS} = 15 \text{ V}$	$-V_{GS}$	>	0.5	0.1 V
		<	2.0	1.0 V

Gate-source cut-off voltage

$I_D = 0.5 \text{ nA}; V_{DS} = 15 \text{ V}$	$-V_{(P)GS}$	<	2.5	1.2 V
---	--------------	---	-----	-------

y parameters at $f = 1 \text{ kHz}; T_{amb} = 25^\circ\text{C}$

$V_{DS} = 15 \text{ V}; V_{GS} = 0$	Transfer admittance	$ y_{fs} $	>	2.0	1.0 mA/V
	Output admittance	$ y_{os} $	<	30	10 $\mu\text{A/V}$

$V_{DS} = 15 \text{ V}; I_D = 500 \mu\text{A}$	Transfer admittance	$ y_{fs} $	>	1.5	- mA/V
	Output admittance	$ y_{os} $	<	10	- $\mu\text{A/V}$

$V_{DS} = 15 \text{ V}; I_D = 200 \mu\text{A}$	Transfer admittance	$ y_{fs} $	>	0.5	0.5 mA/V
	Output admittance	$ y_{os} $	<	5	5 $\mu\text{A/V}$



 $f = 1 \text{ MHz}; T_{amb} = 25^\circ\text{C}$



$V_{DS} = 15 \text{ V}; V_{GS} = 0$	Input capacitance	C_{iss}	<	5	5 pF
	Feedback capacitance	C_{rs}	<	0.80	0.80 pF



Equivalent noise voltage




$V_{DS} = 15 \text{ V}; I_D = 200 \mu\text{A}; T_{amb} = 25^\circ\text{C}$ $B = 0.6 \text{ to } 100 \text{ Hz}$	V_n	<	0.5	0.5 μV
--	-------	---	-----	-------------------



¹⁾ Measured under pulse conditions.














N-CHANNEL SILICON FET

Symmetrical n-channel silicon planar epitaxial junction field-effect transistor in a TO-72 metal envelope with the shield lead connected to the case. The transistor is designed for general purpose amplifiers.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	300 mW
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	2 to 20	mA
Gate-source cut-off voltage $I_D = 1,0 \text{ nA}; V_{DS} = 15 \text{ V}$	$-V_{(P)GS}$	<	8 V
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 15 \text{ V}; V_{GS} = 0$	C_{rs}	<	2,0 pF
Transfer admittance (common source) $V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 10 \text{ MHz}$	$ Y_{fs} $	>	1,6 mA/V

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) = shield lead connected to case

Accessories: 56246 (distance disc).

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Drain-gate voltage (open source)	V_{DGO}	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Drain current	I_D	max.	20 mA
Gate current	I_G	max.	10 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	300 mW
Storage temperature	T_{stg}		$-65 \text{ to } +200^\circ\text{C}$
Junction temperature	T_j	max.	200 °C

THERMAL RESISTANCE

From junction to ambient in free air $R_{th\ j-a}$ = 590 K/W

CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

Gate cut-off currents

$-V_{GS} = 20 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	1,0 nA
$-V_{GS} = 20 \text{ V}; V_{DS} = 0; T_j = 150^\circ\text{C}$	$-I_{GSS}$	<	1,0 μA

Drain current*

$V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	2 to 20 mA
-------------------------------------	-----------	------------

Gate-source voltage

$I_D = 200 \mu\text{A}; V_{DS} = 15 \text{ V}$	$-V_{GS}$	0,5 to 7,5 V
--	-----------	--------------

Gate-source cut-off voltage

$I_D = 1,0 \text{ nA}; V_{DS} = 15 \text{ V}$	$-V_{(P)GS}$	<	8 V
---	--------------	---	-----

y-parameters (common source)

$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
-------------------------------------	--	--	--

Transfer admittance at $f = 1 \text{ kHz}$

at $f = 10 \text{ MHz}$	$ Y_{fs} $	2,0 to 6,5 mA/V
		> 1,6 mA/V

Output admittance at $f = 1 \text{ kHz}$

$ Y_{os} $	<	85 $\mu\text{A/V}$
------------	---	--------------------

Input capacitance at $f = 1 \text{ MHz}$

C_{is}	<	6 pF
----------	---	------

Feedback capacitance at $f = 1 \text{ MHz}$

C_{rs}	<	2,0 pF
----------	---	--------

* Measured under pulse conditions.

N-CHANNEL FETS


Silicon n-channel depletion type junction field-effect transistors in a plastic microminiature envelope intended for application in thick and thin-film circuits. The transistors are intended for low-power, chopper or switching applications in industrial service.

QUICK REFERENCE DATA


		BSR56	BSR57	BSR58
Drain-source voltage	$\pm V_{DS}$	max. 40	40	40 V
Total power dissipation up to $T_{amb} = 65^\circ\text{C}$	P_{tot}	max. 250	250	250 mW
Drain current				
$V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	> 50	20	8 mA
		$<$	—	80 mA
Gate-source cut-off voltage	$-V_{(P)GS}$	> 4	2	0,8 V
$V_{DS} = 15 \text{ V}; I_D = 0,5 \text{ nA}$		< 10	6	4 V
Drain-source resistance (on) at $f = 1 \text{ kHz}$	$r_{ds \text{ on}}$	< 25	40	60 Ω
$I_D = 0; V_{GS} = 0$				
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	< 5	5	5 pF
Turn-off time				
$V_{DD} = 10 \text{ V}; V_{GS} = 0$	t_{off}	< 25	—	— ns
$I_D = 20 \text{ mA}; -V_{GSM} = 10 \text{ V}$	t_{off}	$<$	50	— ns
$I_D = 10 \text{ mA}; -V_{GSM} = 6 \text{ V}$	t_{off}	$<$	—	100 ns
$I_D = 5 \text{ mA}; -V_{GSM} = 4 \text{ V}$				

MECHANICAL DATA

Fig. 1 SOT-23.




Dimensions in mm



Marking code

BSR56 = M4
BSR57 = M5
BSR58 = M6



See also *Soldering Recommendations*.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage (See Fig. 4)	$\pm V_{DS}$	max.	40 V
Drain-gate voltage (See Fig. 4)	V_{DGO}	max.	40 V
Gate-source voltage (See Fig. 4)	$-V_{GSO}$	max.	40 V
Forward gate current	I_{GF}	max.	50 mA
Total power dissipation up to $T_{amb} = 65^\circ\text{C}$	P_{tot}	max.	250 mW
Storage temperature	T_{stg}	—	$-55 \text{ to } +175^\circ\text{C}$
Junction temperature	T_j	max.	175 °C

THERMAL CHARACTERISTICS*

$$T_j = P (R_{th\ j-t} + R_{th\ t-s} + R_{th\ s-a}) + T_{amb}$$

Thermal resistance

From junction to tab	$R_{th\ j-t}$	=	60 K/W
From tab to soldering points	$R_{th\ t-s}$	=	280 K/W
From soldering points to ambient**	$R_{th\ s-a}$	=	90 K/W

CHARACTERISTICS

$T_{amb} = 25^\circ\text{C}$ unless otherwise specified

Gate-source cut-off current

$$V_{DS} = 0 \text{ V}; -V_{GS} = 20 \text{ V} \quad -I_{GSS} < 1 \text{ nA}$$

Drain cut-off current

$$V_{DS} = 15 \text{ V}; -V_{GS} = 10 \text{ V} \quad I_{DSX} < 1 \text{ nA}$$

		BSR56	BSR57	BSR58
Drain current ▲				
$V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	> 50	20	8 mA
		< —	100	80 mA
Gate-source breakdown voltage				
$-I_G = 1 \mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	> 40	40	40 V
Gate-source cut-off voltage				
$I_D = 0,5 \text{ nA}; V_{DS} = 15 \text{ V}$	$-V_{(P)GS}$	> 4	2	0,8 V
		< 10	6	4 V
Drain-source voltage (on)				
$I_D = 20 \text{ mA}; V_{GS} = 0$	V_{DSon}	< 750	—	— mV
$I_D = 10 \text{ mA}; V_{GS} = 0$	V_{DSon}	< —	500	— mV
$I_D = 5 \text{ mA}; V_{GS} = 0$	V_{DSon}	< —	—	400 mV
Drain-source resistance (on) at $f = 1 \text{ kHz}$				
$I_D = 0; V_{GS} = 0$	$r_{ds\ on}$	< 25	40	60 Ω

* See *Thermal characteristics* in chapter GENERAL.

** Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

▲ Measured under pulsed conditions; $t_p = 100 \text{ ms}; \delta \leq 0,1$.

Switching times*

 $V_{DD} = 10 \text{ V}$; $V_{GS} = 0$ Conditions I_D and $-V_{GSM}$

Delay time

Rise time

Turn-off time

	BSR56	BSR57	BSR58
I_D	= 20	10	5 mA
$-V_{GSM}$	= 10	6	4 V
t_d	< 6	6	10 ns
t_r	< 3	4	10 ns
t_{off}	< 25	50	100 ns




Fig. 2 Switching times waveforms.




Fig. 3 Test circuit.

BSR56; $R = 464 \Omega$
 BSR57; $R = 953 \Omega$
 BSR58; $R = 1910 \Omega$

Pulse generator
 $t_r = t_f \leq 1 \text{ ns}$
 $\delta = 0,02$
 $Z_0 = 50 \Omega$

Oscilloscope
 $t_r \leq 0,75 \text{ ns}$
 $R_i \geq 1 \text{ M}\Omega$
 $C_i \leq 2,5 \text{ pF}$

* Switching times measured on devices in SOT-18 envelope.

BSR56
BSR57
BSR58




Fig. 4 Voltage derating curve.




Fig. 5 Power derating curve.

N-CHANNEL FETS



Silicon symmetrical n-channel junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for switching applications. The devices have the feature: low 'on' resistance at zero gate voltage.

QUICK REFERENCE DATA



	$\pm V_{DS}$	max.	40	V
Total power dissipation up to $T_{amb} = 25^\circ C$	P_{tot}	max.	350	mW
Drain current $V_{DS} = 15 V; V_{GS} = 0$	I_{DSS}	$>$ 50	20	10 mA
Gate-source cut-off voltage $I_D = 1 nA; V_{GS} = 15 V$	$-V_{(P)GS}$	$>$ 3,75 $<$ 11	2,0 7,0	1,0 V 5,0 V
Drain-source resistance (on) at $f = 1 kHz$ $I_D = 0; V_{GS} = 0$	$r_{ds\ on}$	$<$ 25	40	60 Ω
Feedback capacitance at $f = 1 MHz$ $V_{DS} = 0; -V_{GS} = 10 V$	C_{rs}	$<$ 5	5	5 pF
Turn-on time	t_{on}	$<$ 10	18	30 ns
Turn-off time	t_{off}	$<$ 10	16	32 ns

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18.

Gate connected to case



Accessories: 56246 (distance disc).

Products approved to CECC 50 012-011, available on request.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Drain-gate voltage (open source)	V_{DGO}	max.	40 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	40 V
Forward gate current	I_G	max.	50 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	350 mW
Storage temperature	T_{stg}	-	$-65 \text{ to } +200^\circ\text{C}$
Operating junction temperature	T_j	max.	175 $^\circ\text{C}$

THERMAL RESISTANCEFrom junction to ambient in free air $R_{th\ j-a}$ = 430 K/W

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specifiedGate cut-off current

$-V_{GS} = 20 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0.25	nA
$-V_{GS} = 20 \text{ V}; V_{DS} = 0; T_j = 150^\circ\text{C}$	$-I_{GSS}$	<	0.5	μA

Drain cut-off current

$V_{DS} = 15 \text{ V}; -V_{GS} = 12 \text{ V}$	I_{DSX}	<	0.25	nA
$V_{DS} = 15 \text{ V}; -V_{GS} = 12 \text{ V}; T_j = 150^\circ\text{C}$	I_{DSX}	<	0.5	μA

Drain current

$V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	>	50	20	10 mA

Gate-source cut-off voltage

$I_D = 1 \text{ nA}; V_{DS} = 15 \text{ V}$	$-V_{(P)GS}$	>	3.75	2.0	1.0 V
		<	11	7.0	5.0 V

Gate-source voltage

$I_D = 1.5 \mu\text{A}; V_{DS} = 15 \text{ V}$	$-V_{GS}$	>	3.5	1.75	0.75 V
		<	10	6.0	4.0 V

Drain-source voltage (on)

$I_D = 20 \text{ mA}; V_{GS} = 0$	V_{DSon}	<	500		mV
$I_D = 10 \text{ mA}; V_{GS} = 0$	V_{DSon}	<		400	mV
$I_D = 5 \text{ mA}; V_{GS} = 0$	V_{DSon}	<			325 mV

Drain-source resistance (on) at $f = 1 \text{ kHz}$

$I_D = 0; V_{GS} = 0$	$r_{ds\ on}$	<	25	40	60 Ω

y parameters at $f = 1 \text{ MHz}$ (common source)

$-V_{GS} = 10 \text{ V}; V_{DS} = 0$	C_{is}	<	10	10	10 pF
Input capacitance	C_{is}	<	10	10	10 pF
Feedback capacitance	C_{rs}	<	5	5	5 pF

Switching times (see Fig. 2)

Turn-on time when switched from

$-V_{GSMoff} = 11 \text{ V}$ to $I_{Don} = 20 \text{ mA}$; $V_{DD} = 10 \text{ V}$ (**BSV78**)

$-V_{GSMoff} = 7 \text{ V}$ to $I_{Don} = 10 \text{ mA}$; $V_{DD} = 10 \text{ V}$ (**BSV79**)

$-V_{GSMoff} = 5 \text{ V}$ to $I_{Don} = 5 \text{ mA}$; $V_{DD} = 10 \text{ V}$ (**BSV80**)

delay time

rise time

turn-on time

	BSV78	BSV79	BSV80
t_d	< 5	10	10 ns
t_r	< 5	8	20 ns
t_{on}	< 10	18	30 ns

Turn-off time when switched from

$I_{Don} = 20 \text{ mA}$ to $-V_{GSMoff} = 11 \text{ V}$; $V_{DD} = 10 \text{ V}$ (**BSV78**)

$I_{Don} = 10 \text{ mA}$ to $-V_{GSMoff} = 7 \text{ V}$; $V_{DD} = 10 \text{ V}$ (**BSV79**)

$I_{Don} = 5 \text{ mA}$ to $-V_{GSMoff} = 5 \text{ V}$; $V_{DD} = 10 \text{ V}$ (**BSV80**)

fall time

storage time

turn-off time

t_f	< 6	11	24 ns
t_s	< 4	5	8 ns
t_{off}	< 10	16	32 ns





Fig. 2 Switching times test circuit and input and output waveforms.

$$R = \frac{10 - V_{DSon} (\text{V})}{I_{Don} (\text{A})} - 51$$

BSV78	BSV79	BSV80
424	909	1885

Pulse generator:

$R_i = 50 \Omega$

$t_r < 0,5 \text{ ns}$


$t_f < 5 \text{ ns}$



Oscilloscope:




$R_i = 50 \Omega$



$t_r < 1 \text{ ns}$

$t_f < 1 \text{ ns}$









N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTOR

Symmetrical n-channel, depletion type, silicon junction field-effect transistor, designed primarily for small-signal general purpose high-frequency amplifier applications. The 2N3822 features low gate leakage current and low input capacitance.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	50 V
Gate-source voltage	$-V_{GS}$	max.	50 V
Total power dissipation up to $T_{amb} = 25^{\circ}\text{C}$	P_{tot}	max.	300 mW
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	2 to 10 mA	
Transfer admittance (common source) $V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 1 \text{ kHz}$	$ Y_{fs} $	3,0 to 6,5 mA/V	
$V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 100 \text{ MHz}$	$ Y_{fs} $	>	3,0 mA/V

MECHANICAL DATA

Fig. 1 TO-72.

Dimensions in mm



(1) Shield lead connected to case.

Accessories: 56246 (distance disc).

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	50 V
Drain-gate voltage	V_{DG}	max.	50 V
Gate-source voltage	$-V_{GS}$	max.	50 V
Gate current (d.c.)	I_G	max.	10 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	300 mW
Storage temperature	T_{stg}	–65 to + 200	$^\circ\text{C}$
Junction temperature	T_j	max.	200 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th j-a}$	=	590 K/W
--------------------------------------	--------------	---	---------

CHARACTERISTICS with source connected to case for all measurements $T_{amb} = 25^\circ\text{C}$ unless otherwise specified

Gate cut-off current $-V_{GS} = 30 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0,1 nA
$-V_{GS} = 30 \text{ V}; V_{DS} = 0; T_{amb} = 150^\circ\text{C}$	$-I_{GSS}$	<	0,1 μA
Drain current * $V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	2 to 10	mA
Gate-source breakdown voltage $-I_G = 1 \mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	>	50 V
Gate-source voltage $V_{DS} = 15 \text{ V}; I_D = 200 \mu\text{A}$	$-V_{GS}$	1 to 4	V
Gate-source cut-off voltage $V_{DS} = 15 \text{ V}; I_D = 0,5 \text{ nA}$	$-V_{(P)GS}$	<	6 V
Small-signal common source characteristics $V_{DS} = 15 \text{ V}; V_{GS} = 0$			
Transfer admittance * $f = 1 \text{ kHz}$	$ Y_{fs} $	3,0 to 6,5	mA/V
$f = 100 \text{ MHz}$	$ Y_{fs} $	>	3,0 mA/V
Output admittance at $f = 1 \text{ kHz}$	$ Y_{os} $	<	20 $\mu\text{A/V}$
Input capacitance at $f = 1 \text{ MHz}$	C_{is}	<	6 pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	<	3 pF
Noise figure $V_{DS} = 15 \text{ V}; V_{GS} = 0; R_G = 1 \text{ M}\Omega$ $f = 10 \text{ Hz}; B = 5 \text{ Hz}$	F	<	5 dB
Equivalent input noise voltage $V_{DS} = 15 \text{ V}; V_{GS} = 0$ $f = 10 \text{ Hz}; B = 5 \text{ Hz}$	V_n	<	$200 \text{ nV}/\sqrt{\text{Hz}}$

* Measured under pulse conditions: $t_p = 100 \text{ ms}; \delta \leq 0,1$.

N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTOR

Symmetrical n-channel, depletion type, silicon planar epitaxial junction field-effect transistor in a TO-72 metal envelope, intended for v.h.f. amplifier and mixer applications in industrial service.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Gate-source voltage	$-V_{GS}$	max.	30 V
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	300 mW
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}		4 to 20 mA
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 15 \text{ V}; V_{GS} = 0$	C_{rs}	<	2 pF
Transfer admittance (common source) $V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 200 \text{ MHz}$	$ Y_{fs} $	>	3,2 mA/V
Noise figure at $f = 100 \text{ MHz}$ $V_{DS} = 15 \text{ V}; V_{GS} = 0; R_G = 1 \text{ k}\Omega$	F	<	2,5 dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) Shield lead connected to case.

Accessories: 56246 (distance disc).

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage	V_{DG}	max.	30 V
Gate-source voltage	$-V_{GS}$	max.	30 V
Gate current (d.c.)	I_G	max.	10 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	300 mW
Storage temperature	T_{stg}	-65 to + 200	$^\circ\text{C}$
Junction temperature	T_J	max.	200 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th \ j-a}$	=	590 K/W
--------------------------------------	----------------	---	---------

CHARACTERISTICS with source and shield connected to case for all measurements

$T_{amb} = 25^\circ\text{C}$ unless otherwise specified

Gate cut-off current

$-V_{GS} = 20 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0,5 nA
$-V_{GS} = 20 \text{ V}; V_{DS} = 0; T_{amb} = 150^\circ\text{C}$	$-I_{GSS}$	<	0,5 μA

Drain current *

$V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	4 to 20	mA
-------------------------------------	-----------	---------	----

Gate-source breakdown voltage

$-I_G = 1 \mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	>	30 V
------------------------------------	----------------	---	------

Gate-source voltage

$I_D = 400 \mu\text{A}; V_{DS} = 15 \text{ V}$	$-V_{GS}$	1,0 to 7,5	V
--	-----------	------------	---

Gate-source cut-off voltage

$V_{DS} = 15 \text{ V}; I_D = 0,5 \text{ nA}$	$-V_{(P)GS}$	<	8 V
---	--------------	---	-----

Small-signal common source characteristics

$V_{DS} = 15 \text{ V}; V_{GS} = 0$

Transfer admittance *

$f = 1 \text{ kHz}$	$ Y_{fs} $	3,5 to 6,5	mA/V
$f = 200 \text{ MHz}$	$ Y_{fs} $	>	3,2 mA/V

Output admittance at $f = 1 \text{ kHz}$ *

$ Y_{os} $	<	35 $\mu\text{A}/\text{V}$
------------	---	---------------------------

Input capacitance at $f = 1 \text{ MHz}$

C_{is}	<	6 pF
----------	---	------

Feedback capacitance at $f = 1 \text{ MHz}$

C_{rs}	<	2 pF
----------	---	------

Real part of input conductance at $f = 200 \text{ MHz}$

$\text{Re}(y_{is})$	<	0,8 mA/V
---------------------	---	----------

Real part of output conductance at $f = 200 \text{ MHz}$

$\text{Re}(y_{os})$	<	0,2 mA/V
---------------------	---	----------

Noise figure at $f = 100 \text{ MHz}$

$V_{DS} = 15 \text{ V}; V_{GS} = 0; R_G = 1 \text{k}\Omega$	F	<	2,5 dB
---	-----	---	--------

* Measured under pulse conditions: $t_p = 100 \text{ ms}; \delta \leq 0,1$.

N-CHANNEL SILICON FET

Symmetrical n-channel planar epitaxial junction field-effect transistor in a TO-72 metal envelope with the shield lead connected to the case. The transistor is suitable in a variety of low power switching applications, e.g. in multiplexing systems.


QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	300 mW
Drain current $V_{DS} = 20 \text{ V}; V_{GS} = 0$	I_{DSS}	>	2 mA
Gate-source cut-off voltage $I_D = 10 \text{ nA}; V_{DS} = 10 \text{ V}$	$-V_{(P)GS}$	4 to 6	V
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 0; V_{GS} = 7 \text{ V}$	C_{rs}	<	1,5 pF
Drain-source resistance (on) at $f = 1 \text{ kHz}$ $V_{GS} = 0; I_D = 0$	$r_{ds \text{ on}}$	<	220 Ω

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) = shield lead connected to case

Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Drain-gate voltage (open source)	V_{DGO}	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V

Current

Gate current	I_G	max.	10	mA
--------------	-------	------	----	----

Power dissipation

Total power dissipation up to $T_{amb} = 25^{\circ}\text{C}$	P_{tot}	max.	300	mW
--	-----------	------	-----	----

Temperatures

Storage temperature	T_{stg}	-55 to +200	$^{\circ}\text{C}$
Junction temperature	T_j	max.	200 $^{\circ}\text{C}$

THERMAL RESISTANCE



From junction to ambient	$R_{th\ j-a}$	=	0.59	$^{\circ}\text{C}/\text{mW}$
--------------------------	---------------	---	------	------------------------------

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specifiedGate cut-off current $-V_{GS} = 20 \text{ V}; V_{DS} = 0$ $-I_{GSS}$ < 0.1 nADrain current $V_{DG} = 20 \text{ V}; I_S = 0$ I_{DGO} < 0.1 nA $V_{DG} = 20 \text{ V}; I_S = 0; T_{amb} = 150^\circ\text{C}$ I_{DGO} < 0.2 μA Drain current¹⁾ $V_{DS} = 20 \text{ V}; V_{GS} = 0$ I_{DSS} > 2 mAGate-source breakdown voltage $-I_G = 1.0 \mu\text{A}; V_{DS} = 0$ $-V_{(BR)GS}$ > 30 VGate-source voltage $I_D = 10 \text{ nA}; V_{DS} = 10 \text{ V}$ $-V_{(P)GS}$ 4 to 6 VDrain-source voltage $I_D = 1.0 \text{ mA}; V_{GS} = 0$ V_{DS} < 0.25 VDrain cut-off current $V_{DS} = 10 \text{ V}; -V_{GS} = 7.0 \text{ V}$ I_D < 1.0 nA $V_{DS} = 10 \text{ V}; -V_{GS} = 7.0 \text{ V}; T_{amb} = 150^\circ\text{C}$ I_D < 2.0 μA Drain-source resistance (on) at f = 1 kHz $V_{GS} = 0; I_D = 0$ $r_{ds \text{ on}}$ < 220 Ω Input capacitance at f = 1 MHz $V_{DS} = 20 \text{ V}; V_{GS} = 0$ C_{is} < 6 pFFeedback capacitance at f = 1 MHz $V_{DS} = 0; V_{GS} = 7 \text{ V}$ C_{rs} < 1.5 pF

CHARACTERISTICS (continued)Switching times $V_{DD} = 1.5 \text{ V}; I_{D\text{on}} = 1.0 \text{ mA}$ $V_{GS\text{on}} = 0; -V_{GS\text{off}} = 6 \text{ V}$

delay time	t_d	<	20	ns
rise time	t_r	<	100	ns
turn off time	t_{off}	<	100	ns

Test circuit:



Pulse generator:

- $t_r < 1.0 \text{ ns}$
- $t_f < 1.0 \text{ ns}$
- $t_p = 1.0 \mu\text{s}$
- $\delta < 0.5$
- $R_S = 50 \Omega$

Oscilloscope:

- $t_r < 10 \text{ ns}$
- $R_i > 5 \text{ M}\Omega$
- $C_i < 10 \text{ pF}$

N-CHANNEL FETS

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power switching applications in industrial service.

QUICK REFERENCE DATA


Drain-source voltage	$\pm V_{DS}$	max.	40	V
Total power dissipation up to $T_{case} = 25^\circ C$	P_{tot}	max	1,8	W
Drain current	I_{DSS}	>	30	2N4091
$V_{DS} = 20 V; V_{GS} = 0$	$-V_{(P)GS}$	<	5,0	2,0
Gate-source cut-off voltage $I_D = 1 \text{ nA}; V_{DS} = 20 V$			10	1,0 V
			7,0	5,0 V
Drain-source resistance (on) at $f = 1 \text{ kHz}$ $I_D = 0; V_{GS} = 0$	$r_{ds \text{ on}}$	<	30	50
			50	80 Ω
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 0; -V_{GS} = 20 V$	C_{rs}	<	5,0	pF
Turn-off time	t_{off}	<	40	ns
$V_{DD} = 3,0 V; V_{GS} = 0$			60	ns
$I_D = 6,6 \text{ mA}; -V_{GSM} = 12 V$	2N4091		80	ns
$I_D = 4,0 \text{ mA}; -V_{GSM} = 8 V$	2N4092			
$I_D = 2,5 \text{ mA}; -V_{GSM} = 6 V$	2N4093			

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18.

Gate connected to case



Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)Voltages

Drain-source voltage	$\pm V_{DS}$	max.	40	V
Drain-gate voltage (open source)	V_{DGO}	max.	40	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	40	V

Current

Forward gate current (d. c.)	I_G	max.	10	mA
------------------------------	-------	------	----	----

Power dissipation

Total power dissipation up to $T_{case} = 25^\circ\text{C}$	P_{tot}	max.	1.8	W
---	-----------	------	-----	---

Temperatures

Storage temperature	T_{stg}	-55 to	+200	$^\circ\text{C}$
Junction temperature	T_j	max.	200	$^\circ\text{C}$

THERMAL RESISTANCE

From junction to case in free air	$R_{th\ j-c}$	=	0.1	$^\circ\text{C}/\text{mW}$
-----------------------------------	---------------	---	-----	----------------------------

CHARACTERISTICS $T_{amb} = 25^{\circ}\text{C}$ unless otherwise specifiedDrain current

$V_{DG} = 20 \text{ V}; I_S = 0$	I_{DGO}	<	0.2	nA
$V_{DG} = 20 \text{ V}; I_S = 0; T_{amb} = 150^{\circ}\text{C}$	I_{DGO}	<	0.4	μA

Source current

$V_{SG} = 20 \text{ V}; I_D = 0$	I_{SGO}	<	0.2	nA
----------------------------------	-----------	---	-----	----

Drain cut-off current

		2N4091	2N4092	2N4093	
$V_{DS} = 20 \text{ V}; -V_{GS} = 12 \text{ V}$	I_{DSX}	< 0.2	-	-	nA
$V_{DS} = 20 \text{ V}; -V_{GS} = 8 \text{ V}$	I_{DSX}	< -	0.2	-	nA
$V_{DS} = 20 \text{ V}; -V_{GS} = 6 \text{ V}$	I_{DSX}	< -	-	0.2	nA
$V_{DS} = 20 \text{ V}; -V_{GS} = 12 \text{ V}; T_{amb} = 150^{\circ}\text{C}$	I_{DSX}	< 0.4	-	-	μA
$V_{DS} = 20 \text{ V}; -V_{GS} = 8 \text{ V}; T_{amb} = 150^{\circ}\text{C}$	I_{DSX}	< -	0.4	-	μA
$V_{DS} = 20 \text{ V}; -V_{GS} = 6 \text{ V}; T_{amb} = 150^{\circ}\text{C}$	I_{DSX}	< -	-	0.4	μA

Gate-source breakdown voltage

$-I_G = 1.0 \mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}>$	40	40	40	V
--------------------------------------	-----------------	----	----	----	---

Drain current¹⁾

$V_{DS} = 20 \text{ V}; V_{GS} = 0$	I_{DSS}	>	30	15	8	mA
-------------------------------------	-----------	---	----	----	---	----

Gate-source cut-off voltage

$I_D = 1 \text{ nA}; V_{DS} = 20 \text{ V}$	$-V_{(P)GS}$	> 5.0	2.0	1.0	V
		< 10	7.0	5.0	V

Drain-source voltage (on)

$I_D = 6.6 \text{ mA}; V_{GS} = 0$	V_{DSon}	< 0.2	-	-	V
$I_D = 4.0 \text{ mA}; V_{GS} = 0$	V_{DSon}	< -	0.2	-	V
$I_D = 2.5 \text{ mA}; V_{GS} = 0$	V_{DSon}	< -	-	0.2	V

Drain-source resistance (on)

$I_D = 1.0 \text{ mA}; V_{GS} = 0$	r_{DSon}	< 30	50	80	Ω
------------------------------------	------------	------	----	----	----------

Drain-source resistance (on) at f = 1 kHz

$I_D = 0; V_{GS} = 0$	$r_{ds\ on}$	< 30	50	80	Ω
-----------------------	--------------	------	----	----	----------

¹⁾ Measured under pulsed conditions: $t_p \leq 300 \mu\text{s}; \delta \leq 0.03$

2N4091 to 4093

CHARACTERISTICS (continued)

$T_{amb} = 25^{\circ}\text{C}$ unless otherwise specified

y-parameters at $f = 1 \text{ MHz}$ (common source)

Input capacitance

$V_{DS} = 20 \text{ V}$; $V_{GS} = 0$

$C_{is} < 16 \text{ pF}$

Feedback capacitance

$V_{DS} = 0$; $-V_{GS} = 20 \text{ V}$


$C_{rs} < 5 \text{ pF}$

Switching times


$V_{DD} = 3,0 \text{ V}$; $V_{GS} = 0$

		2N4091	2N4092	2N4093	
	I_D	= 6,6	4,0	2,5	mA
	$-V_{GSM}$	= 12	8	6	V
Delay time	t_d	< 15	15	20	ns
Rise time	t_r	< 10	20	40	ns
Turn-off time	t_{off}	< 40	60	80	ns

Test circuit:



$$R = \frac{2,8}{I_D}$$



Pulse generator:

t_r	<	1	ns
t_f	<	1	ns
t_p	=	1,0	μs
δ	=	0,1	
R_S	=	50	Ω

Oscilloscope:

t_r	<	0,4	ns
R_i	>	9,8	$M\Omega$
C_i	<	1,7	pF

N-CHANNEL FETS

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power, chopper or switching, application in industrial service.

QUICK REFERENCE DATA


Drain-source voltage	$\pm V_{DS}$	max.	40	V
Total power dissipation up to $T_{case} = 25^\circ\text{C}$	P_{tot}	max.	1,8	W
Drain current			2N4391	2N4392
$V_{DS} = 20\text{ V}; V_{GS} = 0$	I_{DSS}	>	50	25
Gate-source cut-off voltage $I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS}$	<	4,0 10	2,0 5,0
Drain-source resistance (on) at $f = 1\text{ kHz}$ $I_D = 1\text{ mA}; V_{GS} = 0$	$r_{ds\text{ on}}$	<	30	60
Feedback capacitance at $f = 1\text{ MHz}$			2N4391	2N4392
$V_{DS} = 0; -V_{GS} = 12\text{ V}$	C_{rs}	<	3,5	3,5
$V_{DS} = 0; -V_{GS} = 7\text{ V}$	2N4392	<	3,5	3,5
$V_{DS} = 0; -V_{GS} = 5\text{ V}$				
Turn-off time			2N4393	
$V_{DD} = 10\text{ V}; V_{GS} = 0$	t_{off}	<	20	—
$I_D = 12\text{ mA}; -V_{GSM} = 12\text{ V}$	t_{off}	<	—	— ns
$I_D = 6,0\text{ mA}; -V_{GSM} = 7\text{ V}$	t_{off}	<	35	— ns
$I_D = 3,0\text{ mA}; -V_{GSM} = 5\text{ V}$	t_{off}	<	—	50 ns

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18.

Gate connected to case



Accessories: 56246 (distance disc).

2N4391 to 4393

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages

Drain -source voltage	$\pm V_{DS}$	max.	40	V
Drain -gate voltage (open source)	V_{DGO}	max.	40	V
Gate -source voltage	$-V_{GSO}$	max.	40	V

Current

Gate current (d.c.)	I_G	max.	50	mA
---------------------	-------	------	----	----

Power dissipation

Total power dissipation up to $T_{case} = 25^{\circ}\text{C}$	P_{tot}	max.	1.8	W
---	-----------	------	-----	---

Temperatures

Storage temperature	T_{stg}	-65	to	200	$^{\circ}\text{C}$
Junction temperature	T_j	max.		200	$^{\circ}\text{C}$

Thermal resistance

From junction to case in free air	$R_{th\ j-c}$	=	0.1	$^{\circ}\text{C}/\text{mW}$
-----------------------------------	---------------	---	-----	------------------------------

CHARACTERISTICS

$T_{amb} = 25^{\circ}\text{C}$ unless otherwise specified

Gate cut-off current

$-V_{GS} = 20 \text{ V}; V_{DS} = 0$	$-I_{GSS} <$	0.1	nA
$-V_{GS} = 20 \text{ V}; V_{DS} = 0; T_{amb} = 150^{\circ}\text{C}$	$-I_{GSS} <$	0.2	μA

Drain cut-off current

		2N4391	2N4392	2N4393
$V_{DS} = 20 \text{ V}; -V_{GS} = 12 \text{ V}$	$I_{DSX} <$	0.1	-	nA
$V_{DS} = 20 \text{ V}; -V_{GS} = 7 \text{ V}$	$I_{DSX} <$	-	0.1	nA
$V_{DS} = 20 \text{ V}; -V_{GS} = 5 \text{ V}$	$I_{DSX} <$	-	-	0.1 nA
$V_{DS} = 20 \text{ V}; -V_{GS} = 12 \text{ V}; T_{amb} = 150^{\circ}\text{C}$	$I_{DSX} <$	0.2	-	μA
$V_{DS} = 20 \text{ V}; -V_{GS} = 7 \text{ V}; T_{amb} = 150^{\circ}\text{C}$	$I_{DSX} <$	-	0.2	μA
$V_{DS} = 20 \text{ V}; -V_{GS} = 5 \text{ V}; T_{amb} = 150^{\circ}\text{C}$	$I_{DSX} <$	-	-	0.2 μA

CHARACTERISTICS (continued)T_{amb} = 25 °C unless otherwise specified



		2N4391	2N4392	2N4393	
<u>Drain current¹⁾</u>					
V _{DS} = 20 V; V _{GS} = 0	I _{DSS}	> 50 < 150	- -	- -	mA mA
V _{DS} = 20 V; V _{GS} = 0	I _{DSS}	> - < -	25 75	- -	mA mA
V _{DS} = 20 V; V _{GS} = 0	I _{DSS}	> - < -	- -	5 30	mA mA
<u>Gate-source breakdown voltage</u>					
-I _G = 1 μA; V _{DS} = 0	-V _{(BR)GSS}	> 40	40	40	V
<u>Gate-source voltage</u>					
I _G = 1 mA; V _{DS} = 0	V _{GSon}	< 1.0	1.0	1.0	V
<u>Gate-source cut-off voltage</u>					
I _D = 1 nA; V _{DS} = 20 V	-V _{(P)GS}	> 4.0 < 10	2.0 5.0	0.5 3.0	V
<u>Drain-source voltage (on)</u>					
I _D = 12 mA; V _{GS} = 0	V _{DSon}	< 0.4	-	-	V
I _D = 6.0 mA; V _{GS} = 0	V _{DSon}	< -	0.4	-	V
I _D = 3.0 mA; V _{GS} = 0	V _{DSon}	< -	-	0.4	V
<u>Drain-source resistance (on)</u>					
I _D = 1 mA; V _{GS} = 0	r _{DSon}	< 30	60	100	Ω
<u>Drain-source resistance (on) at f = 1 kHz</u>					
I _D = 0; V _{GS} = 0	r _{dson}	< 30	60	100	Ω
<u>y parameters at f = 1 MHz (common source)</u>					
Input capacitance					
V _{DS} = 20 V; V _{GS} = 0	C _{is}	< 14	14	14	pF
Feedback capacitance					
-V _{GS} = 12 V; V _{DS} = 0	C _{rs}	< 3.5	-	-	pF
-V _{GS} = 7 V; V _{DS} = 0	C _{rs}	< -	3.5	-	pF
-V _{GS} = 5 V; V _{DS} = 0	C _{rs}	< -	-	3.5	pF

1) measured under pulsed conditions: t_p = 100 μs; δ = 0.01

CHARACTERISTICS (continued)T_{amb} = 25 °C unless otherwise specifiedSwitching timesV_{DD} = 10 V; V_{GS} = 0

		2N4391	2N4392	2N4393	
I _D	=	12	6.0	3.0	mA
-V _{GSM}	=	12	7	5	V
Rise time	t _r	<	5	5	ns
Turn on time	t _{on}	<	15	15	ns
Fall time	t _f	<	15	20	ns
Turn off time	t _{off}	<	20	35	ns

Test circuit:



N-CHANNEL FETS

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power, chopper or switching, applications in industrial service.

QUICK REFERENCE DATA


Drain-source voltage 2N4856 to 2N4858 2N4859 to 2N4861	$\pm V_{DS}$	max.	40	V
	$\pm V_{DS}$	max.	30	V
Total power dissipation up to $T_{amb} = 25^\circ C$	P_{tot}	max.	360	mW
			2N4856 2N4859	2N4857 2N4860
Drain current $V_{DS} = 15 V; V_{GS} = 0$	I_{DSS}	>	50	20
Gate-source cut-off voltage $I_D = 0,5 \text{ nA}; V_{DS} = 15 V$	$-V_{(P)GS}$	> <	4 10	2 6
Drain-source resistance (on) at $f = 1 \text{ kHz}$ $I_D = 0; V_{GS} = 0$	$r_{ds \text{ on}}$	<	25	40
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 0; -V_{GS} = 10 V$	C_{rs}	<	8	pF
Turn-off time $V_{DD} = 10 V; V_{GS} = 0$				
$I_D = 20 \text{ mA}; -V_{GSM} = 10 V$	2N4856; 2N4859	t_{off}	<	25
$I_D = 10 \text{ mA}; -V_{GSM} = 6 V$	2N4857; 2N4860	t_{off}	<	50
$I_D = 5 \text{ mA}; -V_{GSM} = 4 V$	2N4858; 2N4861	t_{off}	<	100

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18

Gate connected to case



Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

		2N4856	2N4859	
		2N4857	2N4860	
		2N4858	2N4861	
<u>Voltages</u>				
Drain-source voltage	$\pm V_{DS}$	max.	40	30 V
Drain-gate voltage (open source)	V_{DGO}	max.	40	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	40	30 V

Current

Gate current (d.c.)	I_G	max.	50	mA
---------------------	-------	------	----	----

Power dissipation

Total power dissipation up to $T_{amb} = 25^{\circ}\text{C}$	P_{tot}	max.	360	mW
--	-----------	------	-----	----

Temperatures

Storage temperature	T_{stg}	-65 to	+200	$^{\circ}\text{C}$
Junction temperature	T_j	max.	200	$^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	0.49	$^{\circ}\text{C}/\text{mW}$
--------------------------------------	---------------	---	------	------------------------------

CHARACTERISTICS $T_{amb} = 25^{\circ}\text{C}$ unless otherwise specified

		2N4856	2N4859	2N4857	2N4860	2N4858	2N4861
<u>Gate cut-off current</u>							
$-V_{GS} = 20 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0.25	-	nA		
$-V_{GS} = 15 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	-	0.25	nA		
$-V_{GS} = 20 \text{ V}; V_{DS} = 0; T_{amb} = 150^{\circ}\text{C}$	$-I_{GSS}$	<	0.5	-	μA		
$-V_{GS} = 15 \text{ V}; V_{DS} = 0; T_{amb} = 150^{\circ}\text{C}$	$-I_{GSS}$	<	-	0.5	μA		
<u>Drain cut-off current</u>							
$V_{DS} = 15 \text{ V}; -V_{GS} = 10 \text{ V}$	I_{DSX}	<	0.25	0.25	nA		
$V_{DS} = 15 \text{ V}; -V_{GS} = 10 \text{ V}; T_{amb} = 150^{\circ}\text{C}$	I_{DSX}	<	0.5	0.5	μA		
<u>Drain current</u> ¹⁾							
$V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	>	50	20	8	mA	2N4856
	I_{DSS}	<	-	100	80	mA	2N4859
<u>Gate-source breakdown voltage</u>							
$-I_G = 1 \mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$		40	30	V		2N4858
<u>Gate-source cut-off voltage</u>							
$I_D = 0.5 \text{ nA}; V_{DS} = 15 \text{ V}$	$-V_{(P)GS}$	>	4	2	0.8	V	2N4856
	$-V_{(P)GS}$	<	10	6	4	V	2N4859
<u>Drain-source voltage (on)</u>							
$I_D = 20 \text{ mA}; V_{GS} = 0$	V_{DSon}	<	0.75	-	-	V	
$I_D = 10 \text{ mA}; V_{GS} = 0$	V_{DSon}	<	-	0.50	-	V	
$I_D = 5 \text{ mA}; V_{GS} = 0$	V_{DSon}	<	-	-	0.50	V	
<u>Drain-source resistance (on) at $f = 1 \text{ kHz}$</u>							
$I_D = 0; V_{GS} = 0$	r_{dson}	<	25	40	60	Ω	

¹⁾ measured under pulse conditions: $t_p = 100 \text{ ms}; \delta \leq 0.1$

y-parameters (common source) $V_{DS} = 0; -V_{GS} = 10 \text{ V}; f = 1 \text{ MHz}$

Input capacitance

C_{IS}	<	18	pF
C_{RS}	<	8	pF

Switching times (see Figs 2 and 3) $V_{DD} = 10 \text{ V}; V_{GS} = 0$

Drain current

	2N4856	2N4857	2N4858
	2N4859	2N4860	2N4861
I_D	= 20	10	5 mA
$-V_{GSM}$	= 10	6	4 V
t_d	< 6	6	10 ns
t_r	< 3	4	10 ns
t_{off}	< 25	50	100 ns

Gate-source voltage (peak value)

Delay time

Rise time

Turn-off time




Fig. 2 Switching times test circuit.

2N4856 2N4859	2N4857 2N4860	2N4858 2N4861
$R = 464$	953	1910Ω

Pulse generator:

$t_r \leqslant 1 \text{ ns}$

$t_f \leqslant 1 \text{ ns}$

$\delta = 0,02$

$Z_0 = 50 \Omega$




Fig. 3 Input and output waveforms.

Oscilloscope:

$t_r \leqslant 0,75 \text{ ns}$

$R_i \geqslant 1 \text{ M}\Omega$

$C_i \leqslant 2,5 \text{ pF}$

DEVICE DATA
MOS-FETS

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for use in u.h.f. applications in television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20 V
Drain current (peak value)	I_{DM}	max.	30 mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	225 mW
Junction temperature	T_j	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 7 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$ Y_{fs} $	typ.	12 mA/V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 7 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}$	C_{rs}	typ.	25 fF
Noise figure at $G_S = 2 \text{ mA/V}$ $I_D = 7 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}; f = 800 \text{ MHz}$	F	typ.	2,8 dB
Power gain at $f = 800 \text{ MHz}$ $I_D = 7 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V};$ $G_S = 2 \text{ mA/V}; G_L = 1 \text{ mA/V}$	G_p	typ.	16,5 dB

MECHANICAL DATA

Fig. 1 SOT-103.

Dimensions in mm



7275916

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	V_{DS}	max.	20 V
Drain current (d.c. or average)	I_D	max.	20 mA
Drain current (peak value)	I_{DM}	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	225 mW
Storage temperature	T_{stg}	-	65 to +150 $^\circ\text{C}$
Junction temperature	T_j	max.	150 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air
mounted on the printed-circuit board

$$R_{th\ j-a} = 335 \text{ K/W}$$

Dimensions in mm



(1) Connection made by
a strip or Cu wire.

Fig. 2 Single-sided 35 μm Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for R_{th} measurement.

STATIC CHARACTERISTICS $T_{amb} = 25 \text{ }^{\circ}\text{C}$ **Gate cut-off currents**

$\pm V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	50 nA
$\pm V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	50 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6,0 to 20	V
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6,0 to 20	V

Drain current*

$V_{DS} = 10 \text{ V}; V_{G1-S} = 0; + V_{G2-S} = 4 \text{ V}$	I_{DSS}	2 to 20	mA
---	-----------	---------	----

Gate-source cut-off voltages

$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	2,7 V

DYNAMIC CHARACTERISTICS**Measuring conditions (common source): $I_D = 7 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}; T_{amb} = 25 \text{ }^{\circ}\text{C}$**

Transfer admittance at $f = 1 \text{ kHz}$	$ Y_{fs} $	>	9,5 mA/V
		typ.	12 mA/V
Input capacitance at gate 1; $f = 1 \text{ MHz}$	C_{ig1-s}	typ.	1,8 pF
Input capacitance at gate 2; $f = 1 \text{ MHz}$	C_{ig2-s}	typ.	1,0 pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	typ.	25 fF
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	typ.	0,9 pF
Noise figure at $G_S = 2 \text{ mA/V}$			
$f = 200 \text{ MHz}$	F	typ.	1,6 dB
$f = 800 \text{ MHz}$	F	typ.	2,8 dB
Power gain at $G_S = 2 \text{ mA/V}$			
$G_L = 0,5 \text{ mA/V}; f = 200 \text{ MHz}$	G_p	typ.	23 dB
$G_L = 1 \text{ mA/V}; f = 800 \text{ MHz}$	G_p	typ.	16,5 dB

* Measured under pulse conditions.

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for v.h.f. applications in television tuners, especially in r.f. stages and mixer stages in S-channel tuners. The device is also suitable for use in professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20 V
Drain-current	I_D	max.	30 mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	225 mW
Junction temperature	T_j	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; +V_{G2-S} = 4 \text{ V}$	$ Y_{fs} $	typ.	17 mA/V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}, V_{DS} = 15 \text{ V}; +V_{G2-S} = 4 \text{ V}$	C_{rs}	typ.	25 fF
Noise figure at $G_S = 2 \text{ mA/V}$ $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; +V_{G2-S} = 4 \text{ V}; f = 200 \text{ MHz}$	F	typ.	1,5 dB

MECHANICAL DATA

Fig. 1 SOT-103.

Dimensions in mm



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	V_{DS}	max.	20 V
Drain-current (d.c. or average)	I_D	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	225 mW
Storage temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Junction temperature	T_j	max.	150 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air
mounted on the printed-circuit board (see Fig. 2)

$$R_{th\ j-a} = 335 \text{ K/W}$$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35 μm Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for R_{th} measurement.

STATIC CHARACTERISTICS $T_{amb} = 25 \text{ }^{\circ}\text{C}$

Gate cut-off currents

$\pm V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	50 nA
$\pm V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	50 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6,0 to 20	V
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6,0 to 20	V

Drain current*

$V_{DS} = 15 \text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4 \text{ V}$	I_{DSS}	2 to 20	mA
--	-----------	---------	----

Gate-source cut-off voltages

$I_D = 20 \mu\text{A}; V_{DS} = 15 \text{ V}; +V_{G2-S} = 4 \text{ V}$	$-V_{(P)G1-S}$	<	2,5 V
$I_D = 20 \mu\text{A}; V_{DS} = 15 \text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	2,0 V

DYNAMIC CHARACTERISTICSMeasuring conditions (common source); $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; +V_{G2-S} = 4 \text{ V}; T_{amb} = 25 \text{ }^{\circ}\text{C}$

Transfer admittance at $f = 1 \text{ kHz}$	$ Y_{fs} $	> typ.	15 mA/V 17 mA/V
Input capacitance at gate 1; $f = 1 \text{ MHz}$	C_{ig1-s}	typ. <	2,5 pF 3,0 pF
Input capacitance at gate 2; $f = 1 \text{ MHz}$	C_{ig2-s}	typ.	1,2 pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	typ. <	25 fF 35 fF
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	typ. <	1,0 pF 1,3 pF
Noise figure at $G_S = 2 \text{ mA/V}$ $f = 200 \text{ MHz}$	F	typ. <	1,5 dB 2,8 dB
Power gain at $G_S = 2 \text{ mA/V}$ $G_L = 0,5 \text{ mA/V}; f = 200 \text{ MHz}$	G_p	typ.	25 dB

* Measured under pulse conditions.

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for u.h.f. applications in television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20 V
Drain-current	I_D	max.	30 mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	225 mW
Junction temperature	T_j	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; +V_{G2-S} = 4 \text{ V}$	$ Y_{fs} $	typ.	17 mA/V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; +V_{G2-S} = 4 \text{ V}$	C_{rs}	typ.	25 fF
Noise figure at $G_S = 2 \text{ mA/V}$ $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; +V_{G2-S} = 4 \text{ V}; f = 800 \text{ MHz}$	F	typ.	2,8 dB

MECHANICAL DATA

Fig. 1 SOT-103.

Dimensions in mm



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain source voltage	V_{DS}	max.	20 V
Drain current (d.c. or average)	I_D	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	225 mW
Storage temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Junction temperature	T_j	max.	150 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air
mounted on the printed-circuit board (see Fig. 2)

$$R_{thj-a} = 335 \text{ K/W}$$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35 μm Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for R_{th} measurement.

STATIC CHARACTERISTICS $T_{amb} = 25^\circ C$

Gate cut-off currents

$\pm V_{G1-S} = 5 V; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	50 nA
$\pm V_{G2-S} = 5 V; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	50 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6,0 to 20	V
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6,0 to 20	V

Drain current*

$V_{DS} = 15 V; V_{G1-S} = 0; +V_{G2-S} = 4 V$	I_{DSS}	2 to 20	mA
--	-----------	---------	----

Gate-source cut-off voltages

$I_D = 20 \mu A; V_{DS} = 15 V; +V_{G2-S} = 4 V$	$-V_{(P)G1-S}$	<	2,5 V
$I_D = 20 \mu A; V_{DS} = 15 V; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	2,0 V

DYNAMIC CHARACTERISTICSMeasuring conditions (common source): $I_D = 10 \text{ mA}; V_{DS} = 15 V; +V_{G2-S} = 4 V; T_{amb} = 25^\circ C$

Transfer admittance at $f = 1 \text{ kHz}$	$ y_{fs} $	> typ.	15 mA/V 17 mA/V
Input capacitance at gate 1; $f = 1 \text{ MHz}$	C_{ig1-s}	typ. <	2,2 pF 2,6 pF
Input capacitance at gate 2; $f = 1 \text{ MHz}$	C_{ig2-s}	typ.	1,1 pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	typ. <	25 fF 35 fF
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	typ. <	0,8 pF 1,2 pF
Noise figure at $G_S = 2 \text{ mA/V}$ $f = 200 \text{ MHz}$	F	typ.	1,5 dB
$f = 800 \text{ MHz}$	F	typ. <	2,8 dB 3,9 dB
Power gain at $G_S = 2 \text{ mA/V}$ $G_L = 0,5 \text{ mA/V}; f = 200 \text{ MHz}$	G_p	typ.	25 dB
$G_L = 1 \text{ mA/V}; f = 800 \text{ MHz}$	G_p	typ.	18 dB

* Measured under pulse conditions.

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for u.h.f. applications, such as u.h.f. television tuners, with 12 V supply voltage.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


QUICK REFERENCE DATA

Drain-source voltage	V _{DS}	max.	18	V
Drain current	I _D	max.	30	mA
Total power dissipation up to T _{amb} = 75 °C	P _{tot}	max.	225	mW
Junction temperature	T _j	max.	150	°C
Transfer admittance at f = 1 kHz I _D = 10 mA; V _{DS} = 10 V; +V _{G2-S} = 4 V	Y _{fs}	typ.	19	mA/V
Feedback capacitance at f = 1 MHz I _D = 10 mA; V _{DS} = 10 V; +V _{G2-S} = 4 V	C _{rs}	typ.	25	fF
Noise figure at GS = 5 mA/V I _D = 10 mA; V _{DS} = 10 V; +V _{G2-S} = 4 V; f = 800 MHz	F	typ.	2,8	dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 SOT-103.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage

V_{DS} max. 18 V

Drain current (d.c. or average)

I_D max. 30 mA

Gate 1 - source current

$\pm I_{G1-S}$ max. 10 mA

Gate 2 - source current

$\pm I_{G2-S}$ max. 10 mA

Total power dissipation up to $T_{amb} = 75^\circ\text{C}$

P_{tot} max. 225 mW

Storage temperature

T_{stg} -65 to +150 °C

Junction temperature

T_j max. 150 °C


THERMAL RESISTANCE

From junction to ambient in free air

mounted on the printed-circuit board (see Fig. 2)

$R_{th\ j-a}$ = 335 K/W

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35 μm Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for R_{th} measurement.

STATIC CHARACTERISTICS $T_{amb} = 25 \text{ }^{\circ}\text{C}$

Gate cut-off currents

$\pm V_{G1-S} = 7 \text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	25 nA
$\pm V_{G2-S} = 7 \text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	25 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	>	8 V
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	>	8 V

Gate-source cut-off voltages

$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$-V_{(P)G1-S}$	<	1,3 V
$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	1,1 V

DYNAMIC CHARACTERISTICSMeasuring conditions (common source): $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}; T_{amb} = 25 \text{ }^{\circ}\text{C}$

Transfer admittance at $f = 1 \text{ kHz}$	$ Y_{fs} $	> typ.	17 mA/V 19 mA/V
Input capacitance at gate 1; $f = 1 \text{ MHz}$	C_{ig1-s}	< typ.	3,0 pF 2,6 pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	< typ.	35 fF 25 fF
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	< typ.	1,3 pF 1,1 pF
Noise figure at $f = 800 \text{ MHz}; G_S = 5 \text{ mA/V}$	F	< typ.	3,9 dB 2,8 dB

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for v.h.f. applications, such as v.h.f. television tuners, f.m. tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20 V
Drain current	I_D	max.	20 mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	225 mW
Junction temperature	T_j	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	$ Y_{fs} $	typ.	14 mA/V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	C_{rs}	typ.	20 fF
Noise figure at optimum source admittance $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}; f = 200 \text{ MHz}$	F	typ.	0,7 dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 SOT-103.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	V_{DS}	max.	20 V
Drain current (d.c. or average)	I_D	max.	20 mA
Drain current (peak value)	I_{DM}	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	225 mW
Storage temperature	T_{stg}	-65 to + 150	$^\circ\text{C}$
Junction temperature	T_j	max.	150 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air
mounted on the printed-circuit board (see Fig. 2)

$$R_{th \ j-a} = 335 \text{ K/W}$$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35 μm Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for R_{th} measurement.

STATIC CHARACTERISTICS $T_{amb} = 25 \text{ }^{\circ}\text{C}$ unless otherwise specified**Gate cut-off currents**

$\pm V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	50 nA
$\pm V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	50 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	>	6 V
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	>	6 V

Drain current

$V_{DS} = 10 \text{ V}; V_{G1-S} = 0; + V_{G2-S} = 4 \text{ V}; T_j = 25 \text{ }^{\circ}\text{C}$	I_{DSS}	4 to 25 mA
--	-----------	------------

Gate-source cut-off voltages

$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$-V_{(P)G1-S}$	<	2,5 V
$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	2,5 V

DYNAMIC CHARACTERISTICS**Measuring conditions (common source):** $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}; T_{amb} = 25 \text{ }^{\circ}\text{C}$

Transfer admittance at $f = 1 \text{ kHz}$	$ Y_{fs} $	> 10 mA/V typ. 14 mA/V
Input capacitance at gate 1; $f = 1 \text{ MHz}$	C_{ig1-s}	typ. 2,1 pF
Input capacitance at gate 2; $f = 1 \text{ MHz}$	C_{ig2-s}	typ. 1,0 pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	typ. 20 fF
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	typ. 1,1 pF
Noise figure at $f = 100 \text{ MHz}; G_S = 1 \text{ mA/V}$	F	typ. 0,7 dB < 1,7 dB
Noise figure at $f = 200 \text{ MHz}; G_S = 2 \text{ mA/V}$	F	typ. 1,0 dB < 2,0 dB
Transducer gain at $f = 100 \text{ MHz}; G_S = 1 \text{ mA/V}; G_L = 0,5 \text{ mA/V}$	G_{tr}	typ. 29 dB
Transducer gain at $f = 200 \text{ MHz}; G_S = 2 \text{ mA/V}; G_L = 0,5 \text{ mA/V}$	G_{tr}	typ. 26 dB




Fig. 3 Left-hand graph: $V_{DS} = 10$ V; $V_{G2-S} = +4$ V; $T_{amb} = 25$ °C. Right-hand graph: $V_{G2-S} = +4$ V; $T_{amb} = 25$ °C.




Fig. 4 $V_{DS} = 10$ V; $V_{G2-S} = +4$ V; $T_{amb} = 25$ °C.




Fig. 5 $V_{DS} = 10$ V; $V_{G2-S} = +4$ V; $f = 1$ kHz; $T_{amb} = 25$ °C.




Fig. 6.




Fig. 7.




Fig. 8.

Measuring conditions:

Fig. 6 $V_{DS} = 10$ V; $V_{G2-S} = +4$ V; $f = 1$ MHz;
 $T_{amb} = 25$ °C.

Fig. 7 $V_{DS} = 10$ V; $V_{G1-S} = 0$; $f = 1$ MHz;
 $T_{amb} = 25$ °C.

Fig. 8 $V_{G2-S} = +4$ V; $I_D = 10$ mA; $f = 1$ MHz;
 $T_{amb} = 25$ °C.

Measuring conditions for Figs 9 to 12: $V_{DS} = 10$ V; $I_D = 10$ mA; $V_{G2-S} = +4$ V; $T_{amb} = 25$ °C.




Fig. 9.




Fig. 10.




Fig. 11.




Fig. 12.




Fig. 13 $V_{DS} = 10 \text{ V}$; $V_{G2-S} = + 4 \text{ V}$; $I_D = 10 \text{ mA}$; $f = 100 \text{ MHz}$; $T_{amb} = 25^\circ\text{C}$; circles of typical" constant noise figures.




Fig. 14 $V_{DS} = 10 \text{ V}$; $V_{G2-S} = + 4 \text{ V}$; $I_D = 10 \text{ mA}$; $f = 200 \text{ MHz}$; $T_{amb} = 25^\circ\text{C}$; circles of typical" constant noise figures.




Fig. 15 Automatic gain control test circuit at $f = 200$ MHz (see also Fig. 16).
 $V_{DD} = 16$ V; $G_S = 2$ mA/V; $G_L = 0,5$ mA/V.




Fig. 16 $V_{DD} = 16$ V; $f = 200$ MHz;
 $T_{amb} = 25$ °C; typical values;
see also Fig. 15.

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for v.h.f. applications, such as v.h.f. television tuners, f.m. tuners, with 12 V supply voltage.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20 V
Drain current	I_D	max.	40 mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	225 mW
Junction temperature	T_j	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 15 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	$ y_{fs} $	typ.	25 mA/V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 15 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	C_{rs}	typ.	30 fF
Noise figure at $G_S = 2 \text{ mA/V}$ $I_D = 15 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}; f = 200 \text{ MHz}$	F	typ.	1,2 dB

MECHANICAL DATA

Fig. 1 SOT-103.

Dimensions in mm



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	V_{DS}	max.	20 V
Drain current (d.c. or average)	I_D	max.	40 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75^\circ\text{C}$	P_{tot}	max.	225 mW
Storage temperature	T_{stg}	-65 to + 150	$^\circ\text{C}$
Junction temperature	T_j	max.	150 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air
mounted on the printed-circuit board (see Fig. 2)

$$R_{th\ j-a} = 335 \text{ K/W}$$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35 μm Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for R_{th} measurement.

STATIC CHARACTERISTICS $T_{amb} = 25 \text{ }^{\circ}\text{C}$

Gate cut-off currents

$\pm V_{G1-S} = 7 \text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	25 nA
$\pm V_{G2-S} = 7 \text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	25 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	>	8 V
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	>	8 V

Gate-source cut-off voltages

$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	$-V_{(P)G1-S}$	<	1,3 V
$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	1,1 V

DYNAMIC CHARACTERISTICSMeasuring conditions (common source): $I_D = 15 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}; T_{amb} = 25 \text{ }^{\circ}\text{C}$

Transfer admittance at $f = 1 \text{ kHz}$	$ Y_{fs} $	> typ.	20 mA/V 25 mA/V
Input capacitance at gate 1; $f = 1 \text{ MHz}$	C_{ig1-s}	typ.	4,0 pF
Input capacitance at gate 2; $f = 1 \text{ MHz}$	C_{ig2-s}	typ.	1,7 pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	typ.	30 fF
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	typ.	2,0 pF
Noise figure at $f = 200 \text{ MHz}; G_S = 2 \text{ mA/V}$	F	typ.	1,2 dB

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT-143 microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in u.h.f. applications in television tuners. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20 V
Drain current (peak value)	I_{DM}	max.	30 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$	P_{tot}	max.	200 mW
Junction temperature	T_j	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 7 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	$ Y_{fs} $	typ.	12 mA/V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 7 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	C_{rs}	typ.	25 fF
Noise figure at $G_S = 2 \text{ mA/V}$ $I_D = 7 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}; f = 800 \text{ MHz}$	F	typ.	2,8 dB



MECHANICAL DATA

Fig. 1 SOT-143.

Dimensions in mm

Marking code

BF989 = M89



See also *Soldering recommendations*.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	20 V
Drain current (d.c. or average)	I_D	max.	20 mA
Drain current (peak value)	$ I_{DM} $	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$ *	P_{tot}	max.	200 mW
Storage temperature	T_{stg}	-65 to + 150	$^\circ\text{C}$
Junction temperature	T_j	max.	150 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air*	$R_{th\ j-a}$	=	460 K/W
---------------------------------------	---------------	---	---------

STATIC CHARACTERISTICS

$T_{amb} = 25^\circ\text{C}$ unless otherwise specified

Gate cut-off currents

$\pm V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	50 nA
$\pm V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	50 nA

Drain current

$V_{DS} = 10 \text{ V}; V_{G1-S} = 0; + V_{G2-S} = 4 \text{ V}; T_j = 25^\circ\text{C}$	$ I_{DSS} $	2 to 20	mA
---	-------------	---------	----

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6 to 20	V
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6 to 20	V

Gate-source cut-off voltages

$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$-V_{(P)G1-S}$	<	2,7 V
$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	2,7 V

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $I_D = 7 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}; T_{amb} = 25^\circ\text{C}$

Transfer admittance at $f = 1 \text{ kHz}$	$ Y_{fs} $	>	9,5 mA/V
typ.		typ.	12 mA/V
Input capacitance at gate 1; $f = 1 \text{ MHz}$	C_{ig1-s}	typ.	1,8 pF
Input capacitance at gate 2; $f = 1 \text{ MHz}$	C_{ig2-s}	typ.	1,0 pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	typ.	25 fF
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	typ.	0,9 pF
Noise figure at $G_S = 2 \text{ mA/V}$			
$f = 200 \text{ MHz}$	F	typ.	1,6 dB
$f = 800 \text{ MHz}$	F	typ.	2,8 dB

* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0,6 mm.

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic microminiature envelope with source and substrate interconnected, intended for u.h.f. applications, such as u.h.f. television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	18 V
Drain current (average)	$I_{D(AV)}$	max.	30 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$	P_{tot}	max.	200 mW
Junction temperature	T_j	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$ Y_{fs} $	typ.	21 mA/V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}$	C_{rs}	typ.	25 fF
Noise figure at optimum source admittance $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}; f = 800 \text{ MHz}$	F	typ.	2,8 dB



MECHANICAL DATA

Fig. 1 SOT-143.

Dimensions in mm

Marking code

BF990 = M90



See also *Soldering recommendations*.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	18 V
Drain current (average)	$I_D(AV)$	max.	30 mA
Gate 1 source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}^*$	P_{tot}	max.	200 mW
Storage temperature	T_{stg}	-	-65 to + 150 °C
Junction temperature	T_j	max.	150 °C

THERMAL RESISTANCE

From junction to ambient in free air*

$$R_{th\ j-a} = 460 \text{ K/W}$$




Fig. 2 Power derating curve.

* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

STATIC CHARACTERISTICS $T_{amb} = 25^{\circ}\text{C}$ unless otherwise specified

Gate cut-off currents

gate 1; $\pm V_{G1-S} = 7 \text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	25 nA
gate 2; $\pm V_{G2-S} = 7 \text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	25 nA

Gate-source breakdown voltages

gate 1; $\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	>	8 V
gate 2; $\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	>	8 V

Gate-source cut-off voltages

gate 1; $I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$-V_{(P)G1-S}$	<	1,3 V
gate 2; $I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	1,1 V

DYNAMIC CHARACTERISTICSMeasuring conditions (common source): $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}; T_{amb} = 25^{\circ}\text{C}$

Transfer admittance at $f = 1 \text{ kHz}$	$ y_{fs} $	>	17 mA/V
		typ.	21 mA/V
Input capacitance at gate 1; $f = 1 \text{ MHz}$	C_{ig1-s}	typ.	3 pF
Input capacitance at gate 2; $f = 1 \text{ MHz}$	C_{ig2-s}	typ.	1,4 pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	typ.	25 fF
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	typ.	1,2 pF
Noise figure at $f = 800 \text{ MHz}; G_S = 5 \text{ mA/V}$	F	typ.	2,8 dB

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT-143 microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in v.h.f. applications, such as v.h.f. television tuners and f.m. tuners. The device is also suitable for use in professional communication equipment.


The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

QUICK REFERENCE DATA


Drain-source voltage	V_{DS}	max.	20 V
Drain current	I_D	max.	20 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$	P_{tot}	max.	200 mW
Junction temperature	T_j	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	$ Y_{fs} $	typ.	14 mA/V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	C_{rs}	typ.	20 fF
Noise figure at optimum source admittance $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}; f = 200 \text{ MHz}$	F	typ.	0,7 dB

MECHANICAL DATA

Fig. 1 SOT-143.




Dimensions in mm



Marking code

BF991 = M91



See also *Soldering recommendations*.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	20 V
Drain current (d.c. or average)	I_D	max.	20 mA
Drain current (peak value)	I_{DM}	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}^*$	P_{tot}	max.	200 mW
Storage temperature	T_{stg}	-65 to + 150	$^\circ\text{C}$
Junction temperature	T_j	max.	150 $^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air*	$R_{th j-a}$	=	460 K/W
---------------------------------------	--------------	---	---------

STATIC CHARACTERISTICS

$T_{amb} = 25^\circ\text{C}$ unless otherwise specified

Gate cut-off currents

$\pm V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	50 nA
$\pm V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	50 nA

Drain current

$V_{DS} = 10 \text{ V}; V_{G1-S} = 0; + V_{G2-S} = 4 \text{ V}; T_j = 25^\circ\text{C}$	I_{DSS}	4 to 25	mA
---	-----------	---------	----

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	>	6 V
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	>	6 V

Gate-source cut-off voltages

$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$-V_{(P)G1-S}$	<	2,5 V
$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	2,5 V

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}; T_{amb} = 25^\circ\text{C}$

Transfer admittance at $f = 1 \text{ kHz}$	$ Y_{fs} $	> typ.	10 mA/V 14 mA/V
Input capacitance at gate 1; $f = 1 \text{ MHz}$	C_{ig1-s}	typ.	2,1 pF
Input capacitance at gate 2; $f = 1 \text{ MHz}$	C_{ig2-s}	typ.	1,0 pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	typ.	20 fF
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	typ.	1,1 pF
Noise figure			
$f = 100 \text{ MHz}; G_S = 1 \text{ mA/V}$	F	typ.	0,7 dB
$f = 200 \text{ MHz}; G_S = 2 \text{ mA/V}$	F	< typ.	1,7 dB 1,0 dB
Transducer gain **		<	2,0 dB
$f = 100 \text{ MHz}; G_S = 1 \text{ mA/V}; G_L = 0,5 \text{ mA/V}$	G_{tr}	typ.	29 dB
$f = 200 \text{ MHz}; G_S = 2 \text{ mA/V}; G_L = 0,5 \text{ mA/V}$	G_{tr}	typ.	26 dB

* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0,6 mm.

** Crystal mounted in a SOT-103 envelope.

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT-143 microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in v.h.f. applications, such as v.h.f. television tuners, FM tuners with a 12 volt supply voltage. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20 V
Drain current	I_D	max.	40 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$	P_{tot}	max.	200 mW
Junction temperature	T_j	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 15 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	$ Y_{fs} $	typ.	25 mA/V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 15 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	C_{rs}	typ.	30 fF
Noise figure at $G_S = 2 \text{ mA/V}$ $I_D = 15 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}; f = 200 \text{ MHz}$	F	typ.	1,2 dB




MECHANICAL DATA

Fig. 1 SOT-143.

Dimensions in mm

Marking code

BF992 = M92



7Z68342.A

See also *Soldering recommendations*.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	20 V
Drain current (d.c. or average)	I_D	max.	40 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}^*$	P_{tot}	max.	200 mW
Storage temperature	T_{stg}	-	-65 to + 150 °C
Junction temperature	T_j	max.	150 °C

THERMAL RESISTANCE

From junction to ambient in free air*	$R_{th j-a}$	=	460 K/W
---------------------------------------	--------------	---	---------

STATIC CHARACTERISTICS

$T_{amb} = 25^\circ\text{C}$ unless otherwise specified

Gate cut-off currents

$\pm V_{G1-S} = 7 \text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	25 nA
$\pm V_{G2-S} = 7 \text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	25 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	>	8 V
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	>	8 V

Gate-source cut-off voltages

$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$-V_{(P)G1-S}$	0,2 to 1,3 V
$I_D = 20 \mu\text{A}; V_{DS} = 10 \text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	0,2 to 1,1 V

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $I_D = 15 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}; T_{amb} = 25^\circ\text{C}$

Transfer admittance at $f = 1 \text{ kHz}$	$ Y_{fs} $	> typ.	20 mA/V 25 mA/V
Input capacitance at gate 1; $f = 1 \text{ MHz}$	C_{ig1-s}	typ.	4 pF
Input capacitance at gate 2; $f = 1 \text{ MHz}$	C_{ig2-s}	typ.	1,7 pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	typ. <	30 fF 40 fF
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	typ.	2 pF
Noise figure at $f = 200 \text{ MHz}; G_S = 2 \text{ mA/V}$	F	typ.	1,2 dB

* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0,6 mm.

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic microminiature envelope with source and substrate interconnected, intended for u.h.f. and v.h.f. applications, such as u.h.f./v.h.f. television tuners and professional communication equipment.



This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20 V
Drain current (average)	$I_D(AV)$	max.	30 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$	P_{tot}	max.	200 mW
Junction temperature	T_j	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$ y_{fs} $	typ.	17 mA/V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}$	C_{rs}	typ.	25 fF
Noise figure at optimum source admittance $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}; f = 200 \text{ MHz}$	F	typ.	1,5 dB

MECHANICAL DATA

Fig. 1 SOT-143.



See also *Soldering recommendations*.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	20 V
Drain current (average)	$I_D(AV)$	max.	30 mA
Gate 1 source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}^*$	P_{tot}	max.	200 mW
Storage temperature	T_{stg}	-	-65 to + 150 °C
Junction temperature	T_j	max.	150 °C


THERMAL RESISTANCEFrom junction to ambient in free air* $R_{th\ j-a}$ = 460 K/W

Fig. 2 Power derating curve.

* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0,6 mm.

STATIC CHARACTERISTICS $T_{amb} = 25^{\circ}\text{C}$ unless otherwise specified**Gate cut-off currents**

gate 1;			
$\pm V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	50 nA
gate 2;			
$\pm V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	50 nA

Gate-source breakdown voltages

gate 1;			
$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6 to 20	V
gate 2;			
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6 to 20	V

Gate-source cut-off voltages

gate 1;			
$I_D = 20 \mu\text{A}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$-V_{(P)G1-S}$	<	2,5 V
gate 2;			
$I_D = 20 \mu\text{A}; V_{DS} = 15 \text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	2,0 V

Drain-source cut-off voltage

$V_{DS} = 15 \text{ V}; V_{G2-S} = 4 \text{ V}$	$ I_{DSS} $	2 to 20	mA
---	-------------	---------	----

DYNAMIC CHARACTERISTICSMeasuring conditions (common source): $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}; T_{amb} = 25^{\circ}\text{C}$

Transfer admittance at $f = 1 \text{ kHz}$	$ Y_{fs} $	> typ.	15 mA/V 17 mA/V
Input capacitance at gate 1; $f = 1 \text{ MHz}$	C_{ig1-s}	typ.	2,5 pF
Input capacitance at gate 2; $f = 1 \text{ MHz}$	C_{ig2-s}	typ.	1,2 pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	typ.	25 fF
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	typ.	1,0 pF
Noise figure at $f = 200 \text{ MHz}; G_S = 2 \text{ mA/V}$	F	typ. <	1,5 dB 2,8 dB
Power gain at $G_S = 2 \text{ mA/V}$ $G_L = 0,5 \text{ mA/V}, f = 200 \text{ MHz}$	G_p	typ.	25 dB

SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic microminiature envelope, with source and substrate interconnected, intended for u.h.f. applications, such as television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20 V
Drain current (average)	$I_D(AV)$	max.	30 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$	P_{tot}	max.	200 mW
Junction temperature	T_j	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$ Y_{fs} $	typ.	17 mA/V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}$	C_{rs}	typ.	25 fF
Noise figure at optimum source admittance $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}; f = 800 \text{ MHz}$ $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}; f = 200 \text{ MHz}$	F	typ.	2,8 dB
	F	typ.	1,5 dB



MECHANICAL DATA

Fig. 1 SOT-143.

Dimensions in mm

Marking code

BF996 = M96



See also *Soldering recommendations*.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	20 V
Drain current (average)	$I_D(AV)$	max.	30 mA
Gate 1 source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60^{\circ}\text{C}^*$	P_{tot}	max.	200 mW
Storage temperature	T_{stg}	-	-65 to + 150 °C
Junction temperature	T_j	max.	150 °C


THERMAL RESISTANCEFrom junction to ambient in free air* R_{thj-a} = 460 K/W

Fig. 2 Power derating curve.

* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0,6 mm.

STATIC CHARACTERISTICS $T_{amb} = 25^{\circ}\text{C}$ unless otherwise specified

Gate cut-off currents

gate 1;	$\pm V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	50 nA
gate 2;	$\pm V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	50 nA

Gate-source breakdown voltages

gate 1;	$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6 to 20	V
gate 2;	$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6 to 20	V

Gate-source cut-off voltages

gate 1;	$I_D = 20 \mu\text{A}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$-V_{(P)G1-S}$	<	2,5 V
gate 2;	$I_D = 20 \mu\text{A}; V_{DS} = 15 \text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	2,0 V

Drain-source cut-off voltage

$V_{DS} = 15 \text{ V}; V_{G2-S} = 4 \text{ V}$	$ I_{DSS} $	2 to 20	mA
---	-------------	---------	----

DYNAMIC CHARACTERISTICSMeasuring conditions (common source): $I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}; T_{amb} = 25^{\circ}\text{C}$ Transfer admittance at $f = 1 \text{ kHz}$ $|Y_{fs}|$ $>$ 15 mA/V
typ. 17 mA/VInput capacitance at gate 1; $f = 1 \text{ MHz}$ C_{ig1-s} typ. 2,2 pFInput capacitance at gate 2; $f = 1 \text{ MHz}$ C_{ig2-s} typ. 1,1 pFFeedback capacitance at $f = 1 \text{ MHz}$ C_{rs} typ. 25 fFOutput capacitance at $f = 1 \text{ MHz}$ C_{os} typ. 0,8 pF

Noise figure

at $G_S = 2 \text{ mA/V}, f = 200 \text{ MHz}$	F	typ.	1,5 dB
at $G_S = 2 \text{ mA/V}, f = 800 \text{ MHz}$	F	typ.	2,8 dB

< 3,9 dB

Power gain

$G_S = 2 \text{ mA/V}, G_L = 0,5 \text{ mA/V}, f = 200 \text{ MHz}$	G_p	typ.	25 dB
$G_S = 2 \text{ mA/V}, G_L = 1,0 \text{ mA/V}, f = 800 \text{ MHz}$	G_p	typ.	18 dB

N-CHANNEL INSULATED GATE MOS-FET

Depletion type field-effect transistor in a TO-72 metal envelope with the substrate connected to the case. It is intended for linear applications in the audio as well as the i.f. and v.h.f. frequency region, and in cases where high input impedance, low gate leakage currents and low noise figures are of importance.


QUICK REFERENCE DATA

Drain-substrate voltage	V_{DB}	max.	30 V
Gate-substrate voltage (continuous)	$\pm V_{GB}$	max.	10 V
Drain current	I_{DSS}		10 to 40 mA
$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
Transfer admittance	$ Y_{fs} $	>	6 mA/V
$I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ kHz}$			
Feedback capacitance	C_{rs}	<	0,7 pF
$I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ MHz}$			
Noise figure at $f = 200 \text{ MHz}$	F	<	5 dB
$I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; T_{amb} = 25^\circ\text{C}$			
$G_S = 1 \text{ mA/V}; B_S = B_{Sopt}$			
Equivalent noise voltage at $f = 1 \text{ kHz}$	V_n/\sqrt{B}	typ.	100 nV/ $\sqrt{\text{Hz}}$
$I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; T_{amb} = 25^\circ\text{C}$			

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) = substrate (b) connected to case

Accessories: 56246 (distance disc).

Note

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-substrate voltage	V_{DB}	max.	30 V
Source-substrate voltage	V_{SB}	max.	30 V
Gate-substrate voltage (continuous)	$\pm V_{GB}$	max.	10 V
Repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0; f > 100 \text{ Hz}$	V_{G-N}	max. min.	15 V -15 V
Drain current (d.c.)	I_D	max.	20 mA
Drain current (peak value) $t_p = 20 \text{ ms}; \delta = 0,1$	I_{DM}	max.	50 mA
Total power dissipation up to $T_{amb} = 25 \text{ }^{\circ}\text{C}$	P_{tot}	max.	200 mW
Storage temperature	T_{stg}	-	65 to + 125 $^{\circ}\text{C}$
Junction temperature	T_j	max.	125 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air $R_{th\ j-a} = 500 \text{ K/W}$

CHARACTERISTICS $T_j = 25^{\circ}\text{C}$ unless otherwise specifiedGate currents; $V_{BS} = 0$

$-V_{GS} = 10 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	10	pA
$V_{GS} = 10 \text{ V}; V_{DS} = 0$	I_{GSS}	<	10	pA
$-V_{GS} = 10 \text{ V}; V_{DS} = 0; T_j = 125^{\circ}\text{C}$	$-I_{GSS}$	<	200	pA
$V_{GS} = 10 \text{ V}; V_{DS} = 0; T_j = 125^{\circ}\text{C}$	I_{GSS}	<	200	pA

Bulk currents; $V_{GB} = 0$

$-V_{BD} = 30 \text{ V}; I_S = 0$	$-I_{BDO}$	<	10	μA
$-V_{BS} = 30 \text{ V}; I_D = 0$	$-I_{BSO}$	<	10	μA

Drain current

$V_{DS} = 15 \text{ V}; V_{GS} = 0$	I_{DSS}	10 to	40	mA
-------------------------------------	-----------	-------	----	----

Gate-source voltage

$I_D = 100 \text{ nA}; V_{DS} = 15 \text{ V}$	$-V_{GS}$	0.5 to 3.5	V
---	-----------	------------	---

Gate-source cut-off voltage

$I_D = 100 \text{ nA}; V_{DS} = 15 \text{ V}$	$-V_{(P)GS}$	<	4	V
---	--------------	---	---	---

y parameters $T_{amb} = 25^{\circ}\text{C}$

$I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}$				
---	--	--	--	--

Transfer admittance at $f = 1 \text{ kHz}$	$ y_{fs} $	>	6	mA/V
Output admittance at $f = 1 \text{ kHz}$	$ y_{os} $	<	0.4	mA/V
Input capacitance at $f = 1 \text{ MHz}$	C_{is}	<	5	pF
Feedback capacitance at $f = 1 \text{ MHz}$	C_{rs}	<	0.7	pF
Output capacitance at $f = 1 \text{ MHz}$	C_{os}	<	3	pF



Noise figure at $f = 200 \text{ MHz}$ $T_{amb} = 25^{\circ}\text{C}$




$I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}$				
---	--	--	--	--





$G_S = 1 \text{ m}\Omega^{-1}$; $B_S = B_{Sopt}$	F	<	5	dB
---	-----	---	---	----



Equivalent noise voltage $T_{amb} = 25^{\circ}\text{C}$

$I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; f = 120 \text{ Hz}$	V_n/\sqrt{B}	typ.	300	$\text{nV}/\sqrt{\text{Hz}}$
$f = 1 \text{ kHz}$	V_n/\sqrt{B}	typ.	100	$\text{nV}/\sqrt{\text{Hz}}$
$f = 10 \text{ kHz}$	V_n/\sqrt{B}	typ.	35	$\text{nV}/\sqrt{\text{Hz}}$









SILICON N-CHANNEL DUAL IG-MOS-FET

Depletion type field-effect transistor in a TO-72 metal envelope with source and substrate connected to the case, intended for a wide range of v.h.f. applications, such as v.h.f. television tuners, f.m. tuners, as well as for applications in communication, instrumentation and control.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

The tetrode configuration, a series arrangement of two gate controlled channels, offers:

- a) very low feedback capacitance providing the possibility of more than 40 dB gain control in r.f. amplifiers requiring negligible a.g.c. power.
- b) excellent signal handling capability over the entire gain control range.
- c) low noise figure combined with high gain.

QUICK REFERENCE DATA


Drain-source voltage	V_{DS}	max.	20 V
Drain current	I_D	max.	50 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	300 mW
Junction temperature	T_j	max.	175 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	$ Y_{fs} $	typ.	15 mA/V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	C_{rs}	typ.	30 fF
Noise figure at optimum source admittance $I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$ $G_S = 1,2 \text{ mA/V}; -B_S = 5,7 \text{ mA/V}; f = 200 \text{ MHz}$	F	typ.	2,3 dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

Source and substrate connected to the case.



Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage

Drain-source voltage V_{DS} max. 20 V

Currents

Drain current (d.c. or average) I_D max. 50 mA

Drain current (peak value) I_{DM} max. 100 mA

Gate 1-source current $\pm I_{G1-S}$ max. 10 mA

Gate 2-source current $\pm I_{G2-S}$ max. 10 mA

Power dissipation

Total power dissipation up to $T_{amb} = 25^{\circ}\text{C}$ P_{tot} max. 300 mW

Temperatures

Storage temperature T_{stg} -65 to +175 $^{\circ}\text{C}$

Junction temperature T_j max. 175 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air $R_{th\ j-a}$ = 0,5 $^{\circ}\text{C}/\text{mW}$

STATIC CHARACTERISTICS $T_{amb} = 25 \text{ }^{\circ}\text{C}$ unless otherwise specifiedGate cut-off currents

$\pm V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	10	nA
$\pm V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0; T_j = 150 \text{ }^{\circ}\text{C}$	$\pm I_{G1-SS}$	<	10	μA
$\pm V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	10	nA
$\pm V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0; T_j = 150 \text{ }^{\circ}\text{C}$	$\pm I_{G2-SS}$	<	10	μA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 0, 1 \text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6, 0 to 20	V
$\pm I_{G2-SS} = 0, 1 \text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6, 0 to 20	V

Drain current

$V_{DS} = 10 \text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4 \text{ V}$	I_{DSS}	20 to 55	$\text{mA}^1)$
--	-----------	----------	----------------

Gate 1-source voltage

$I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	$-V_{G1-S}$	0, 6 to 2, 1	V
---	-------------	--------------	---

Gate-source cut-off voltages

$I_D = 10 \text{ } \mu\text{A}; V_{DS} = 10 \text{ V}; +V_{G2-S} = 4 \text{ V}$	$-V_{(P)G1-S}$	1, 5 to 3, 8	V
$I_D = 10 \text{ } \mu\text{A}; V_{DS} = 10 \text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	1, 5 to 3, 4	V

¹⁾ Measured under pulse conditions.

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $I_D = 10 \text{ mA}$; $V_{DS} = 10 \text{ V}$; $+V_{G2-S} = 4 \text{ V}$; $T_{amb} = 25^\circ\text{C}$

<u>Transfer admittance</u> at $f = 1 \text{ kHz}$	$ y_{fs} $	> typ.	12	mA/V
			15	mA/V

<u>Input capacitance</u> at $f = 1 \text{ MHz}$	C_{is}	typ.	5, 5	pF
---	----------	------	------	----

<u>Feedback capacitance</u> at $f = 1 \text{ MHz}$	C_{rs}	typ.	30	fF
--	----------	------	----	----

<u>Output capacitance</u> at $f = 1 \text{ MHz}$	C_{os}	typ.	3, 5	pF
--	----------	------	------	----

Noise figure at optimum source admittance

$G_S = 0, 95 \text{ mA/V}; -B_S = 5, 0 \text{ mA/V}; f = 100 \text{ MHz}$	F	typ.	1, 9	dB
---	---	------	------	----

$G_S = 1, 20 \text{ mA/V}; -B_S = 5, 7 \text{ mA/V}; f = 200 \text{ MHz}$	F	typ.	2, 3	dB
---	---	------	------	----

		<	3, 0	dB
--	--	---	------	----



Cross modulation at $f = 200 \text{ MHz}$

Wanted signal at $f_O = 197, 5 \text{ MHz}$



Unwanted signal at $f_{int} = 202, 5 \text{ MHz}$

<u>Interference voltage</u> at g_1 for $K = 1\%$	V_{int}	typ.	100	$\text{mV}^1)$
--	-----------	------	-----	----------------

1) Cross modulation is defined here as the voltage at g_1 of an unwanted signal with 80% modulation depth, giving 0,8% modulation depth on the wanted signal (a.m. definition).



BFR84



circles of constant noise figure

DEVELOPMENT SAMPLE DATA

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

BSD10
BSD12

MOSFET N-CHANNEL DEPLETION SWITCHING TRANSISTORS

Symmetrical insulated-gate silicon MOS field-effect transistor of the N-channel depletion mode type. The transistor is sealed in a TO-72 envelope and features a low ON-resistance and low capacitances. The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

Applications:

- analog and/or digital switch
- switch driver
- convertor
- chopper


QUICK REFERENCE DATA

		BSD10	BSD12
Drain-source voltage	V_{DS}	max. 10	20 V
Gate-source voltage	V_{GS}	max. + 10 - 30	+ 20 V - 40 V
Drain current (d.c.)	I_D	max. 50	mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$ (free air)	P_{tot}	max. 275	mW
Junction temperature	T_j	max. 125	$^\circ\text{C}$
Drain-source ON-resistance $V_{GS} = 10 \text{ V}; V_{SB} = 0; I_D = 1 \text{ mA}$	R_{DSon}	< 30	Ω
Feedback capacitance $V_{GS} = V_{BS} = -5 \text{ V};$ $V_{DS} = 10 \text{ V}; f = 1 \text{ MHz}$	C_{rss}	typ. 0,6	pF

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) Substrate (b) connected to case.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

			BSD10	BSD12
Drain-source voltage	V_{DS}	max.	10	20 V
Source-drain voltage	V_{SD}	max.	10	20 V
Drain-substrate voltage	V_{DB}	max.	15	25 V
Source-substrate voltage	V_{SB}	max.	15	25 V
Gate-substrate voltage	V_{GB}	max.	+15 -15	+15 V -15 V
Gate-source voltage	V_{GS}	max.	+15 -30	+15 V -40 V
Drain current (d.c.)	I_D	max.	50	mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$ in free air	P_{tot}	max.	275	mW
Storage temperature	T_{stg}		-65 to +150	$^\circ\text{C}$
Junction temperature	T_j	max.	125	$^\circ\text{C}$
THERMAL RESISTANCE				
From junction to ambient	$R_{th j-a}$	=	360	K/W

CHARACTERISTICS $T_{amb} = 25^\circ\text{C}$ unless otherwise specified

			BSD10	BSD12
Drain-source breakdown voltage $V_{GS} = V_{BS} = -5 \text{ V}; I_S = 10 \text{ nA}$	$V_{(BR)DSX}$	>	10	20 V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5 \text{ V}; I_D = 10 \text{ nA}$	$V_{(BR)SDX}$	>	10	20 V
Drain-substrate breakdown voltage $V_{GB} = 0; I_D = 10 \text{ nA};$ open source	$V_{(BR)DBO}$	>	15	25 V
Source-substrate breakdown voltage $V_{GB} = 0; I_S = 10 \text{ nA};$ open drain	$V_{(BR)SBO}$	>	15	25 V
Drain-source leakage current $V_{GS} = V_{BS} = -5 \text{ V}; V_{DS} = 10 \text{ V}$	I_{DSoff}	typ.	1,0	nA
Source-drain leakage current $V_{GD} = V_{BD} = -5 \text{ V}; V_{SD} = 10 \text{ V}$	I_{SDoff}	typ.	1,0	nA
Gate-substrate leakage current $V_{DB} = V_{SB} = 0; V_{GB} = \pm 15 \text{ V}$	I_{GSoff}	<	10	nA
Forward transconductance at $f = 1 \text{ kHz}$ $V_{DS} = 10 \text{ V}; V_{SB} = 0; I_S = 20 \text{ mA}$	g_{fs}	> typ.	10 15	mS mS

Gate-source cut-off voltage

$$V_{DS} = 10 \text{ V}; V_{SB} = 0; \\ I_S = 10 \mu\text{A}$$

$$-V_{(P)GS} < 2,0 \text{ V}$$

Drain-source ON-resistance

$$I_D = 1 \text{ mA}; V_{SB} = 0 \\ V_{GS} = 5 \text{ V}$$

$$r_{DSon} \text{ typ.} < 25 \Omega \\ 50 \Omega$$

$$V_{GS} = 10 \text{ V}$$

$$r_{DSon} \text{ typ.} < 15 \Omega \\ 30 \Omega$$

Capacitances at $f = 1 \text{ MHz}$ (see Fig. 2)

$$V_{GS} = V_{BS} = -5 \text{ V}; V_{DS} = 10 \text{ V}$$

$$C_{rss} \text{ typ.} 0,6 \text{ pF}$$

Feed-back capacitance

$$C_{iss} \text{ typ.} 2,3 \text{ pF}$$

Input capacitance

$$C_{oss} \text{ typ.} 1,9 \text{ pF}$$

Output capacitance

Switching times (see Fig. 3)

$$V_{DD} = 10 \text{ V}; V_i = -5 \text{ to } 0 \text{ V}$$

$$t_{on} \text{ typ.} 1,0 \text{ ns}$$

$$t_{off} \text{ typ.} 5,0 \text{ ns}$$






Fig. 2 Capacitances model.

$$C_{iss} = C_{gs} + C_{gd} + C_{gb}$$

$$C_{oss} = C_{gd} + C_{bd}$$

$$C_{rss} = C_{gd}$$

Fig. 3 Switching times and input and output waveforms;
 $R_i = 50 \Omega$; $t_r < 0,5 \text{ ns}$; $t_f < 1,0 \text{ ns}$; $t_p = 20 \text{ ns}$; $\delta < 0,01$.

DEVELOPMENT SAMPLE DATA

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

BSD20
BSD22

MOSFET N-CHANNEL DEPLETION SWITCHING TRANSISTORS

Symmetrical insulated-gate silicon MOS field-effect transistors of the N-channel depletion mode type. The transistor is sealed in a SOT-143 envelope and features a low ON-resistance and low capacitances. The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

Applications:


- analog and/or digital switch
- switch driver
- convertor
- chopper

QUICK REFERENCE DATA

		BSD20	BSD22
Drain-source voltage	V_{DS}	max. 10	20 V
Gate-source voltage	V_{GS}	max. +10 -30	+20 V -40 V
Drain current (d.c.)	I_D	max. 50	mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max. 230	mW
Junction temperature	T_j	max. 125	$^\circ\text{C}$
Drain-source ON-resistance $V_{GS} = 10 \text{ V}; V_{SB} = 0; I_D = 1 \text{ mA}$	R_{DSon}	< 30	Ω
Feed-back capacitance $V_{GS} = V_{BS} = -5 \text{ V}; V_{DS} = 10 \text{ V}; f = 1 \text{ MHz}$	C_{rss}	typ. 0,6	pF

MECHANICAL DATA

Fig. 1 SOT-143.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

			BSD20	BSD22
Drain-source voltage	V_{DS}	max.	10	20 V
Source-drain voltage	V_{SD}	max.	10	20 V
Drain-substrate voltage	V_{DB}	max.	15	25 V
Source-substrate voltage	V_{SB}	max.	15	25 V
Gate-substrate voltage	V_{GB}	max.	± 15	± 25 V
Gate-source voltage	V_{GS}	max.	+15 -30	+15 V -40 V
Drain current (d.c.)	I_D	max.	50	mA
Total power dissipation up to $T_{amb} = 25$ °C *	P_{tot}	max.	230	mW
Storage temperature	T_{stg}		-65 to +150	°C
Junction temperature	T_j	max.	125	°C

THERMAL RESISTANCE

From junction to ambient in free air *

 $R_{th\ j-a}$ = 430 K/W**CHARACTERISTICS** $T_{amb} = 25$ °C unless otherwise specified

			BSD20	BSD22
Drain-source breakdown voltage $V_{GS} = V_{BS} = -5$ V; $I_S = 10$ nA	$V_{(BR)DSX}$	>	10	20 V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5$ V; $I_D = 10$ nA	$V_{(BR)SDX}$	>	10	20 V
Drain-substrate breakdown voltage $V_{GB} = 0$; $I_D = 10$ nA; open source	$V_{(BR)DBO}$	>	15	25 V
Source-substrate breakdown voltage $V_{GB} = 0$; $I_S = 10$ nA; open drain	$V_{(BR)SBO}$	>	15	25 V
Drain-source leakage current $V_{GS} = V_{BS} = -5$ V; $V_{DS} = 20$ V	I_{DSoff}	typ.	1,0	nA
Source-drain leakage current $V_{GD} = V_{BD} = -5$ V; $V_{SD} = 20$ V	I_{SDoff}	typ.	1,0	nA
Gate-substrate leakage current $V_{DB} = V_{SB} = 0$; $V_{GB} = \pm 15$ V	I_{GSoff}	<	10	nA

* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0,8 mm.

Forward transconductance at $f = 1 \text{ kHz}$ $V_{DS} = 10 \text{ V}; V_{SB} = 0; I_D = 20 \text{ mA}$ g_{fs} > typ. 10 mS
15 mS

Gate-source cut-off voltage

 $V_{DS} = 10 \text{ V}; V_{SB} = 0;$
 $I_S = 10 \mu\text{A}$ $-V_{(P)GS} <$ 2,0 V

Drain-source ON-resistance

 $I_D = 1 \text{ mA}; V_{SB} = 0;$
 $V_{GS} = 5 \text{ V}$ r_{DSon} typ. 25 Ω
< 50 Ω $V_{GS} = 10 \text{ V}$ r_{DSon} typ. 15 Ω
< 30 ΩCapacitances at $f = 1 \text{ MHz}$ $V_{GS} = V_{BS} = -10 \text{ V}; V_{DS} = 10 \text{ V}$ C_{rss} typ. 0,6 pF

Feed-back capacitance

 C_{iss} typ. 1,5 pF

Input capacitance

 C_{oss} typ. 1,0 pF

Output capacitance

Switching times (see Fig. 2)


 $V_{DD} = 10 \text{ V}; V_i = 5 \text{ V}$ t_{on} typ. 1,0 ns
 t_{off} typ. 5,0 ns

Fig. 2 Switching times test circuit.

MOSFET N-CHANNEL ENHANCEMENT SWITCHING TRANSISTORS

Symmetrical insulated gate silicon MOS field-effect transistor of the N-channel enhancement mode type.

These transistors are hermetically sealed in a TO-72 envelope and feature a low ON-resistance, high switching speed and low capacitances.

The types BSD213 and BSD215 are protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

Applications:

- analogue and/or digital switch
- switch driver
- converters
- choppers


QUICK REFERENCE DATA

		BSD212	BSD213	BSD214	BSD215	
Drain-source voltage	V _{DS}	max.	10	10	20	20 V
Gate-source voltage	V _{GS}	max.	± 40	+ 15 - 30	± 40	+ 15 - 40 V
Drain current (d.c.)	I _D	max.		50		mA
Total power dissipation up to T _{amb} = 25 °C (free air)	P _{tot}	max.		275		mW
Drain-source resistance I _D = 1 mA; V _{SB} = 0; V _{GS} = 15 V	r _{DSon}	typ.		25		Ω
Feedback capacitance V _{GS} = V _{BS} = -15 V; V _{DS} = 10 V; f = 1 MHz	C _{rss}	typ.		0,6		pF
Junction temperature	T _j	max.		125		°C

MECHANICAL DATA

Fig. 1 TO-72.

Dimensions in mm



(1) Substrate (b) connected to case.

(2) Diode protection on types BSD213 and BSD215 only.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

		BSD212	BSD213	BSD214	BSD215	
Drain-source voltage	V_{DS}	max.	10	10	20	20 V
Source-drain voltage	V_{SD}	max.	10	10	20	20 V
Drain-substrate voltage	V_{DB}	max.	15	15	25	25 V
Source-substrate voltage	V_{SB}	max.	15	15	25	25 V
Gate-substrate voltage	V_{GB}	max.	± 40	± 15	± 40	± 15 V
Gate-source voltage	V_{GS}	max.	± 40	$+15$ -30	± 40	$+15$ -40 V
Gate-drain voltage	V_{GD}	max.	± 40	$+15$ -30	± 40	$+15$ -40 V
Drain current (d.c.)	I_D	max.		50		mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$ (free air)	P_{tot}	max.		275		mW
Storage temperature	T_{stg}			-65 to $+175$		$^\circ\text{C}$
Junction temperature	T_j	max.		125		$^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient	$R_{th\ j-a}$	=	360	K/W
--------------------------	---------------	---	-----	-----

CHARACTERISTICS

$T_{amb} = 25^\circ\text{C}$ unless otherwise specified

		BSD212	BSD213	BSD214	BSD215	
Drain-source breakdown voltage $V_{GS} = V_{BS} = -5\text{ V}$; $I_S = 10\text{ nA}$	$V_{(BR)DSX} >$	10	10	20	20	V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5\text{ V}$; $I_D = 10\text{ nA}$	$V_{(BR)SDX} >$	10	10	20	20	V
Drain-substrate breakdown voltage $V_{GB} = 0$; $I_D = 10\text{ nA}$; open source	$V_{(BR)DBO} >$	15	15	25	25	V
Source-substrate breakdown voltage $V_{GB} = 0$; $I_S = 10\text{ nA}$; open drain	$V_{(BR)SBO} >$	15	15	25	25	V
Drain-source leakage current $V_{GS} = V_{BS} = -5\text{ V}$; $V_{DS} = 10\text{ V}$	I_{DSoff}	typ.	1,0	1,0	—	nA
$V_{GS} = V_{BS} = -5\text{ V}$; $V_{DS} = 20\text{ V}$	I_{DSoff}	typ.	—	—	1,0	1,0 nA
Source-drain leakage current $V_{GD} = V_{BD} = -5\text{ V}$; $V_{SD} = 10\text{ V}$	I_{SDoff}	typ.	1,0	1,0	—	nA
$V_{GD} = V_{BD} = -5\text{ V}$; $V_{SD} = 20\text{ V}$	I_{SDoff}	typ.	—	—	1,0	1,0 nA
Gate-substrate leakage current $V_{DB} = V_{SB} = 0$; $V_{GB} = \pm 40\text{ V}$	I_{GBS}	<	0,1	—	0,1	— nA
$V_{DB} = V_{SB} = 0$; $V_{GB} = \pm 15\text{ V}$	I_{GBS}	<	—	10	—	10 nA
Threshold voltage $V_{DS} = V_{GS} = V_{GS(th)}$ $V_{SB} = 0$; $I_S = 1\text{ }\mu\text{A}$	$V_{GS(th)}$			0,1 to 2,0		V

		BSD212	BSD213	BSD214	BSD215
Drain-source resistance $I_D = 1,0 \text{ mA}; V_{SB} = 0;$ $V_{GS} = 5 \text{ V}$	r_{DSon} typ.	50 70	50 70	50 70	50 70 Ω
$V_{GS} = 10 \text{ V}$	r_{DSon} typ.	30 45	30 45	30 45	30 45 Ω
$V_{GS} = 15 \text{ V}$	r_{DSon} typ.	25	25	25	25 Ω
$V_{GS} = 25 \text{ V}$	r_{DSon} typ.	15		15	Ω

DYNAMIC CHARACTERISTICS

Forward transconductance at $f = 1 \text{ kHz}$
 $V_{DS} = 10 \text{ V}; V_{SB} = 0; I_D = 20 \text{ mA}$ g_{fs} typ. 15
 10 mS

Capacitance at $f = 1 \text{ MHz}$ (see Fig. 2)
 $V_{GS} = V_{BS} = -15 \text{ V}; V_{DS} = 10 \text{ V}$

Feed-back capacitance	C_{rss}	typ.	0,6	pF
Input capacitance	C_{iss}	typ.	2,3	pF
Output capacitance	C_{oss}	typ.	1,9	pF




Fig. 2 Capacitances model.

$$C_{iss} = C_{GS} + C_{GD} + C_{GB}$$

$$C_{oss} = C_{GD} + C_{BD}$$

$$C_{rss} = C_{GD}$$

DYNAMIC CHARACTERISTICS (continued)

Switching times (see Fig. 3)

$$V_{DD} = 10 \text{ V}; V_i = 5 \text{ V}$$

t_{on}	typ.	1,0	ns
t_{off}	typ.	5,0	ns





Fig. 3 Switching times test circuit and input and output waveforms.

Pulse generator:

$$R_i = 50 \Omega$$

$$t_r < 0,5 \text{ ns}$$

$$t_f < 1,0 \text{ ns}$$

$$t_p = 20 \text{ ns}$$

$$\delta < 0,01$$

MOSFET N-CHANNEL ENHANCEMENT SWITCHING TRANSISTOR

Symmetrical insulated-gate silicon MOS field-effect transistor of the N-channel enhancement mode type. The transistor is sealed in a SOT-143 envelope and features a low ON resistance and low capacitances. The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

Applications:

- analog and/or digital switch
- switch driver

QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	10 V
Source-drain voltage	V_{SD}	max.	10 V
Drain-substrate voltage	V_{DB}	max.	15 V
Source-substrate voltage	V_{SB}	max.	15 V
Drain current (d.c.)	I_D	max.	50 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	230 mW
Gate-source cut-off voltage $V_{DS} = V_{GS}; V_{SB} = 0;$ $I_D = 1 \mu\text{A}$	$V_{(P)GS}$	$>$ $<$	0,1 V 2,0 V
Drain-source ON-resistance $V_{GS} = 10 \text{ V}; V_{SB} = 0; I_D = 0,1 \text{ mA}$	r_{DSon}	$<$	45 Ω
Feed-back capacitance $V_{GS} = V_{BS} = -15 \text{ V};$ $V_{DS} = 10 \text{ V}; f = 1 \text{ MHz}$	C_{rss}	typ.	0,6 pF


MECHANICAL DATA

SOT-143 (see Fig. 1).

See also *Soldering recommendations*.

Fig. 1 SOT-143.

Dimensions in mm



Marking code:
BSS83 = M74

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	10 V
Source-drain voltage	V_{SD}	max.	10 V
Drain-substrate voltage	V_{DB}	max.	15 V
Source-substrate voltage	V_{SB}	max.	15 V
Drain current (d.c.)	I_D	max.	50 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$ *	P_{tot}	max.	230 mW*
Storage temperature	T_{stg}	-65 to $+150^\circ\text{C}$	
Junction temperature	T_j	max.	125 $^\circ\text{C}$

THERMAL RESISTANCE

$$\text{From junction to ambient in free air*} \quad R_{th\ j-a} = 430 \text{ K/W*}$$

CHARACTERISTICS

$T_{amb} = 25^\circ\text{C}$ unless otherwise specified

Drain-source breakdown voltage $V_{GS} = V_{BS} = -5 \text{ V}; I_D = 10 \text{ nA}$	$V_{(BR)DSX}$	>	10 V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5 \text{ V}; I_D = 10 \text{ nA}$	$V_{(BR)SDX}$	>	10 V
Drain-substrate breakdown voltage $V_{CB} = 0; I_D = 10 \text{ nA}; \text{open source}$	$V_{(BR)DBO}$	>	15 V
Source-substrate breakdown voltage $V_{CB} = 0; I_D = 10 \text{ nA}; \text{open drain}$	$V_{(BR)SBO}$	>	15 V
Drain-source leakage current $V_{GS} = V_{BS} = -2 \text{ V}; V_{DS} = 6,6 \text{ V}$	I_{DSoff}	<	10 nA

* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0,6 mm.

Source-drain leakage current $V_{GD} = V_{BD} = -2 \text{ V}; V_{SD} = 6,6 \text{ V}$	I_{SDoff}	<	10 mA
Forward transconductance at $f = 1 \text{ kHz}$ $V_{DS} = 10 \text{ V}; V_{SB} = 0; I_D = 20 \text{ mA}$	g_{fs}	> typ.	10 mS 15 mS
Gate-source cut-off voltage $V_{DS} = V_{GS}; V_{SB} = 0; I_D = 1 \mu\text{A}$	$V_{(P)GS}$	> <	0,1 V 2,0 V
Drain-source ON-resistance $I_D = 0,1 \text{ mA};$ $V_{GS} = 5 \text{ V}; V_{SB} = 0$	r_{DSon}	<	70 Ω
$V_{GS} = 10 \text{ V}; V_{SB} = 0$	r_{DSon}	<	45 Ω
$V_{GS} = 3,2 \text{ V}; V_{SB} = 6,8 \text{ V}$	r_{DSon}	typ. <	80 Ω 120 Ω
Gate-substrate zener voltages $V_{DB} = V_{SB} = 0; -I_C = 10 \mu\text{A}$	$V_Z(1)$	>	12,5 V
$V_{DB} = V_{SB} = 0; +I_G = 10 \mu\text{A}$	$V_Z(2)$	>	12,5 V
Capacitances at $f = 1 \text{ MHz}$ $V_{GS} = V_{BS} = -15 \text{ V}; V_{DS} = 10 \text{ V}$			
Feed-back capacitance	C_{rss}	typ.	0,6 pF
Input capacitance	C_{iss}	typ.	1,5 pF
Output capacitance	C_{oss}	typ.	1,0 pF
Switching times (see Fig. 2) $V_{DD} = 10 \text{ V}; V_i = 5 \text{ V}$	t_{on} t_{off}	typ.	1,0 ns 5,0 ns
Pulse generator:			
$R_i = 50 \Omega$			
$t_r < 0,5 \text{ ns}$			
$t_f < 1,0 \text{ ns}$			
$t_p = 20 \text{ ns}$			
$\delta < 0,01$			





Fig. 2 Switching times test circuit and input and output waveforms.

N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

Features:

- Very low R_{DSon}
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown


QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	80 V
Gate-source voltage (open drain)	V_{GSO}	max.	20 V
Drain current (d.c.)	I_D	max.	0,5 A
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	1 W
Drain-source ON-resistance $I_D = 500 \text{ mA}; V_{GS} = 10 \text{ V}$	R_{DSon}	typ.	2 Ω
		max.	4 Ω
Transfer admittance $I_D = 500 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ kHz}$	$ y_{fs} $	typ.	300 mS

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	80 V
Gate-source voltage (open drain)	V_{GS0}	max.	20 V
Drain current (d.c.)	I_D	max.	0,5 A
Drain current (peak)	I_{DM}	max.	1,0 A
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$ *	P_{tot}	max.	1 W
Storage temperature	T_{stg}	-	-65 to + 150 °C
Junction temperature	T_j	max.	150 °C

THERMAL RESISTANCE

From junction to ambient*	$R_{th\ j-a}$	125 K/W
---------------------------	---------------	---------

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

Drain-source breakdown voltage

 $I_D = 100 \mu\text{A}; V_{GS} = 0$ $V_{(BR)DS} > 80 \text{ V}$

Drain-source leakage current

 $V_{DS} = 60 \text{ V}; V_{GS} = 0$ $I_{DSS} < 10 \mu\text{A}$

Gate-source leakage current

 $V_{GS} = 20 \text{ V}; V_{DS} = 0$ $I_{GSS} < 100 \text{ nA}$

Gate threshold voltage

 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$ $V_{GS(th)} > 1,5 \text{ V}$ $< 3,5 \text{ V}$

Drain-source ON-resistance (see Fig. 4)

 $I_D = 500 \text{ mA}; V_{GS} = 10 \text{ V}$ $R_{DSon} \text{ typ. } 2,0 \Omega$ $\text{typ. } 4,0 \Omega$ Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 500 \text{ mA}; V_{DS} = 15 \text{ V}$ $|Y_{fs}| \text{ typ. } 300 \text{ mS}$ Input capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$ $C_{is} \text{ typ. } 45 \text{ pF}$ Output capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$ $C_{os} \text{ typ. } 30 \text{ pF}$ Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$ $C_{rs} \text{ typ. } 8 \text{ pF}$

Switching times (see Figs 2 and 3)

 $I_D = 500 \text{ mA}; V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ to } 10 \text{ V}$ $t_{on} < 10 \text{ ns}$ $t_{off} < 15 \text{ ns}$

* Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig. 2 Switching times test circuit.





Fig. 3 Input and output waveforms.

Fig. 4 $T_j = 25^\circ C$.

N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use in telephone ringer circuits and for application with relay, high-speed and line-transformer drivers.

Features:

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown


QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	V_{GSO}	max.	20 V
Drain current (d.c.)	I_D	max.	300 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	0,83 W
Drain-source ON-resistance $I_D = 150$ mA; $V_{GS} = 5$ V	R_{DSon}	typ.	7 Ω
Transfer admittance $I_D = 200$ mA; $V_{DS} = 5$ V; $f = 1$ kHz	$ Y_{fs} $	typ.	150 mS

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	V_{GSO}	max.	20 V
Drain current (d.c.)	I_D	max.	300 mA
Drain current (peak)	I_{DM}	max.	600 mA
Total power dissipation up to $T_{amb} = 25$ °C*	P_{tot}	max.	0,83 W
Storage temperature	T_{stg}		-65 to + 150 °C
Junction temperature	T_j	max.	150 °C

THERMAL RESISTANCE

From junction to ambient*	$R_{th\ j-a}$	150	K/W
---------------------------	---------------	-----	-----

CHARACTERISTICS $T_j = 25$ °C unless otherwise specified

Drain-source breakdown voltage $I_D = 100 \mu A; V_{GS} = 0$	$V_{(BR)DS}$	>	80 V
Drain-source leakage current $V_{DS} = 60 V; V_{GS} = 0$	I_{DSS}	<	1,0 μA
Gate-source leakage current $V_{GS} = 20 V; V_{DS} = 0$	I_{GSS}	<	100 nA
Gate threshold voltage $I_D = 1 mA; V_{DS} = V_{GS}$	$V_{GS(th)}$	> <	1,5 V 3,5 V
Drain-source ON-resistance (see Fig. 4) $I_D = 150 mA; V_{GS} = 5 V$	R_{DSon}	typ. <	7 Ω 10 Ω
Transfer admittance at $f = 1$ kHz $I_D = 200 mA; V_{DS} = 5 V$	$ Y_{fs} $	typ.	150 mS
Input capacitance at $f = 1$ MHz $V_{DS} = 10 V; V_{GS} = 0$	C_{is}	typ.	15 pF
Output capacitance at $f = 1$ MHz $V_{DS} = 10 V; V_{GS} = 0$	C_{os}	typ.	13 pF
Feedback capacitance at $f = 1$ MHz $V_{DS} = 10 V; V_{GS} = 0$	C_{rs}	typ.	3 pF
Switching times (see Figs 2 and 3) $I_D = 200 mA; V_{DS} = 50 V; V_{GS} = 0$ to $10 V$	t_{on} t_{off}	typ. <	4 ns 10 ns
		typ. <	4 ns 10 ns

* Transistor mounted on printed circuit board, max. lead length 4 mm.




Fig. 2 Switching times test circuit.





Fig. 3 Input and output waveforms.

Fig. 4 $T_j = 25$ °C.

DEVELOPMENT SAMPLE DATA

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

BST74A

N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

Features:

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown


QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	200 V
Gate-source voltage (open drain)	V_{GSO}	max.	20 V
Drain current (d.c.)	I_D	max.	300 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	1 W
Drain-source ON-resistance $I_D = 400 \text{ mA}; V_{GS} = 10 \text{ V}$	R_{DSon}	typ.	6 Ω
		max.	12 Ω
Transfer admittance $I_D = 400 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ kHz}$	$ y_{fs} $	typ.	250 mS

MECHANICAL DATA

Fig. 1 TO-92 variant.

Dimensions in mm



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	200 V
Gate-source voltage (open drain)	V_{GSO}	max.	20 V
Drain current (d.c.)	I_D	max.	300 mA
Drain current (peak)	I_{DM}	max.	800 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$ *	P_{tot}	max.	1 W
Storage temperature	T_{stg}	-	-65 to + 150 °C
Junction temperature	T_j	max.	150 °C

THERMAL RESISTANCE

From junction to ambient*	$R_{th\ j-a}$	125 K/W
---------------------------	---------------	---------

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

Drain-source breakdown voltage

 $I_D = 100 \mu\text{A}; V_{GS} = 0$ $V_{(BR)DS}$ > 200 V

Drain-source leakage current

 $V_{DS} = 160 \text{ V}; V_{GS} = 0$ I_{DSS} < 10 μA

Gate-source leakage current

 $V_{GS} = 20 \text{ V}; V_{DS} = 0$ I_{GSS} < 100 nA

Gate threshold voltage

 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$ $V_{GS(th)}$ > 1,5 V

< 3,5 V

Drain-source ON-resistance (see Fig. 4)

 $I_D = 400 \text{ mA}; V_{GS} = 10 \text{ V}$ R_{DSon} typ. 6 Ω
< 12 Ω Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 400 \text{ mA}; V_{DS} = 15 \text{ V}$ $|y_{fs}|$ typ. 250 mSInput capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$ C_{is} typ. 40 pFOutput capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$ C_{os} typ. 20 pFFeedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$ C_{rs} typ. 6 pF

Switching times (see Figs 2 and 3)

 $I_D = 400 \text{ mA}; V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ to } 10 \text{ V}$ t_{on} < 10 ns
 t_{off} < 15 ns

* Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for collector lead min. 10 mm x 10 mm.




Fig. 2 Switching times test circuit.





Fig. 3 Input and output waveforms.

Fig. 4 $T_j = 25$ °C.

N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

Features:

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown


QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	180 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	200 V
Gate-source voltage (open drain)	V_{GSO}	max.	20 V
Drain current (d.c.)	I_D	max.	300 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	1 W
Drain-source ON-resistance $I_D = 15$ mA; $V_{GS} = 3$ V	R_{DSon}	typ. max.	7Ω 10Ω
Transfer admittance $I_D = 400$ mA; $V_{DS} = 15$ V; $f = 1$ kHz	$ V_{fs} $	typ.	250 mS

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	180 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	200 V
Gate source voltage (open drain)	V_{GSO}	max.	20 V
Drain current (d.c.)	I_D	max.	300 mA
Drain current (peak)	I_{DM}	max.	800 mA
Total power dissipation up to $T_{amb} = 25$ °C*	P_{tot}	max.	1 W
Storage temperature	T_{stg}	–65 to + 150	°C
Junction temperature	T_j	max.	150 °C

THERMAL RESISTANCE

From junction to ambient*	R_{thj-a}	125 K/W
---------------------------	-------------	---------

CHARACTERISTICS

$T_j = 25$ °C unless otherwise specified

Drain-source breakdown voltage

$I_D = 100 \mu A$; $V_{GS} = 0$

$V_{(BR)DS}$ > 180 V

Drain-source leakage current

$V_{DS} = 120$ V; $V_{GS} = 0$

I_{DSS} < 10 μA

Gate-source leakage current

$V_{GS} = 20$ V; $V_{DS} = 0$

I_{GSS} < 100 nA

Gate threshold voltage

$I_D = 100 \mu A$; $V_{DS} = V_{GS}$

$V_{GS(th)}$ > 0,7 V

$I_D = 100 \mu A$; $V_{DS} = V_{GS}$ < 2,7 V

Transfer admittance at $f = 1$ kHz

$I_D = 400$ mA; $V_{DS} = 15$ V

R_{DSon} typ. 7 Ω

$I_D = 400$ mA; $V_{DS} = 10$ V

R_{DSon} typ. 10 Ω

Input capacitance at $f = 1$ MHz

$V_{DS} = 10$ V; $V_{GS} = 0$

$|Y_{fs}|$ typ. 250 mS

Output capacitance at $f = 1$ MHz

$V_{DS} = 10$ V; $V_{GS} = 0$

C_{os} typ. 50 pF

Feedback capacitance at $f = 1$ MHz

$V_{DS} = 10$ V; $V_{GS} = 0$

C_{rs} typ. 20 pF

Switching times (see Figs 2 and 3)

$I_D = 400$ mA; $V_{DS} = 50$ V; $V_{GS} = 0$ to 10 V

t_{on} < 10 ns

t_{off} < 15 ns

* Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig. 2 Switching times test circuit.





Fig. 3 Input and output waveforms.

Fig. 4 $T_j = 25 \text{ }^\circ\text{C}$; typ. values.

HIGH-VOLTAGE N-CHANNEL VERTICAL D-MOS TRANSISTOR

High-voltage N-channel vertical D-MOS transistor in plastic TO-126 envelope and intended for use in relay, high-speed and line-transformer drivers.

Features:

- Direct interface to C-MOS, TTL, etc.
- High-speed switching, low power switching losses
- No second breakdown

QUICK REFERENCE DATA



Drain-source voltage	V_{DS}	max.	450 V
Drain-source voltage (non-repetitive peak; $t_p \leq 50 \mu s$)	$V_{DS(SM)}$	max.	525 V
Gate-source voltage (open drain)	V_{GSO}	max.	20 V
Drain current (d.c.)	I_D	max.	0,75 A
Total power dissipation up to $T_{mb} = 75^\circ C$	P_{tot}	max.	15 W
Drain-source ON-resistance $I_D = 500 \text{ mA}; V_{GS} = 10 \text{ V}$	R_{DSon}	typ.	15 Ω
Transfer admittance $I_D = 250 \text{ mA}; V_{DS} = 20 \text{ V}; f = 1 \text{ kHz}$	$ Y_{fs} $	typ.	400 mS

MECHANICAL DATA

Fig. 1 TO-126.

Drain connected
to mounting base.

Dimensions in mm



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	450 V
Drain-source voltage (non-repetitive peak; $t_p \leq 50 \mu s$)	V	max.	525 V
Gate-source voltage (open drain)	V_{GSO}	max.	20 V
Drain current (d.c.)	I_D	max.	0,75 A
Drain current (peak)	I_{DM}	max.	1,5 A
Total power dissipation up to $T_{mb} = 75^\circ C$	P_{tot}	max.	15 W
Storage temperature	T_{stg}	-65 to +150	$^\circ C$
Junction temperature	T_j	max.	150 $^\circ C$

THERMAL RESISTANCE

From junction to ambient	$R_{th j-a}$	100	K/W
From junction to mounting base	$R_{th j-mb}$	5	K/W

CHARACTERISTICS

$T_j = 25^\circ C$ unless otherwise specified

Drain-source breakdown voltage $I_D = 100 \mu A$; $V_{GS} = 0$	$V_{(BR)DS}$	>	450 V
Drain-source leakage current $V_{DS} = 350 V$; $V_{GS} = 0$	I_{DSS}	<	25 μA
Gate-source leakage current $V_{GS} = 20 V$; $V_{DS} = 0$	I_{GSS}	<	100 nA
Gate-source cut-off voltage $I_D = 1 mA$; $V_{DS} = V_{GS}$	$V_{(P)GS}$	> <	2,0 V 4,0 V
Drain-source ON-resistance (see Fig. 4) $I_D = 100 mA$; $V_{GS} = 10 V$	R_{DSon}	typ. <	10 Ω 14 Ω
$I_D = 500 mA$; $V_{GS} = 10 V$	R_{DSon}	typ.	15 Ω
Transfer admittance at $f = 1 kHz$ $I_D = 250 mA$; $V_{DS} = 20 V$	$ y_{fs} $	typ.	400 mS
Input capacitance at $f = 1 MHz$ $V_{DS} = 10 V$; $V_{GS} = 0$	C_{is}	typ. <	75 pF 100 pF
Output capacitance at $f = 1 MHz$ $V_{DS} = 10 V$; $V_{GS} = 0$	C_{os}	typ. <	25 pF 35 pF
Feedback capacitance at $f = 1 MHz$ $V_{DS} = 10 V$; $V_{GS} = 0$	C_{rs}	typ. <	3 pF 5 pF
Switching times (see Figs 2 and 3) $I_D = 100 mA$; $V_{DS} = 200 V$; $V_{GS} = 0$ to 10 V	t_{on} t_{off}	< <	10 ns 100 ns




Fig. 2 Switching times test circuit.





Fig. 3 Input and output waveforms.

Fig. 4 $T_j = 25 \text{ }^\circ\text{C}$.

N-CHANNEL IG-MOS-FET

Symmetrical depletion type field-effect transistor in a TO-72 metal envelope with the substrate connected to the case. It is intended for chopper and other special switching applications, e.g. timing circuits, multiplex circuits, etc. The features are a very low drain-source 'on' resistance, a very high drain-source 'off' resistance and low feedback capacitances.

QUICK REFERENCE DATA

Drain-source resistance (on) at $f = 1$ kHz

$V_{DS} = 0$; $V_{GS} = 5$ V; $V_{BS} = 0$ $r_{ds\ on}$ < 50 Ω

Drain-source resistance (off)

$V_{DS} = 10$ V; $-V_{GS} = 5$ V; $V_{BS} = 0$ $r_{DS\ off}$ > 10 G Ω


Feedback capacitance at $f = 1$ MHz

$-V_{GS} = 5$ V; $V_{DS} = 0$; $I_B = 0$ C_{rs} < 0,5 pF
 $-V_{GD} = 5$ V; $V_{SD} = 0$; $I_B = 0$ C_{rd} < 0,5 pF

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.



(1) = substrate connected to case.

Accessories: 56246 (distance disc).

Note

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Voltages

Drain -substrate voltage	V _{DB}	max.	30	V
Source -substrate voltage	V _{SB}	max.	30	V
Gate -substrate voltage (continuous)	V _{GB}	max.	10	V
Repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0$; $f > 100$ Hz	V _{G-N}	max.	15	V
Non-repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0$; $t < 10$ ms	V _{G-N}	min.	-15	V
		max.	50	V
		min.	-50	V

Currents

Drain current (peak value) $t_r = 20$ ms; $\delta = 0,1$	I _{DM}	max.	50	mA
Source current (peak value) $t_r = 20$ ms; $\delta = 0,1$	I _{SM}	max.	50	mA

Power dissipation

Total power dissipation up to $T_{amb} = 25$ °C	P _{tot}	max.	200	mW
---	------------------	------	-----	----



Temperatures



Storage temperature	T _{stg}	-65 to +125	°C	
Junction temperature	T _j	max.	125	°C

THERMAL RESISTANCE

From junction to ambient in free air	R _{th j-a}	=	0,5	°C/mW
--------------------------------------	---------------------	---	-----	-------

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specifiedDrain cut-off currents; $V_{BS} = 0$ $V_{DS} = 10 \text{ V}; -V_{GS} = 5 \text{ V}$ $I_{DSX} < 1 \text{ nA}$ $V_{DS} = 10 \text{ V}; -V_{GS} = 5 \text{ V}; T_j = 125^\circ\text{C}$ $I_{DSX} < 1 \mu\text{A}$ Source cut-off currents; $V_{BD} = 0$ $V_{SD} = 10 \text{ V}; -V_{GD} = 5 \text{ V}$ $I_{SDX} < 1 \text{ nA}$ $V_{SD} = 10 \text{ V}; -V_{GD} = 5 \text{ V}; T_j = 125^\circ\text{C}$ $I_{SDX} < 1 \mu\text{A}$ Gate currents; $V_{BS} = 0$ $-V_{GS} = 10 \text{ V}; V_{DS} = 0$ $-I_{GSS} < 10 \text{ pA}$ $V_{GS} = 10 \text{ V}; V_{DS} = 0$ $I_{GSS} < 10 \text{ pA}$ $-V_{GS} = 10 \text{ V}; V_{DS} = 0; T_j = 125^\circ\text{C}$ $-I_{GSS} < 200 \text{ pA}$ $V_{GS} = 10 \text{ V}; V_{DS} = 0; T_j = 125^\circ\text{C}$ $I_{GSS} < 200 \text{ pA}$ Bulk currents; $V_{GB} = 0$ $-V_{BD} = 30 \text{ V}; I_S = 0$ $-I_{BDO} < 10 \mu\text{A}$ $-V_{BS} = 30 \text{ V}; I_D = 0$ $-I_{BSO} < 10 \mu\text{A}$ Drain-source resistance (on) at $f = 1 \text{ kHz}$; $V_{BS} = 0$ $V_{GS} = 0; V_{DS} = 0$ $r_{dson} < 100 \Omega$ $V_{GS} = 0; V_{DS} = 0; T_j = 125^\circ\text{C}$ $r_{dson} < 150 \Omega$ $+V_{GS} = 5 \text{ V}; V_{DS} = 0$ $r_{dson} < 50 \Omega$ Drain-source resistance (off) $-V_{GS} = 5 \text{ V}; V_{DS} = 10 \text{ V}; V_{BS} = 0$ $r_{DSoff} > 10 \text{ G}\Omega$ Feedback capacitances at $f = 1 \text{ MHz}$ $-V_{GS} = 5 \text{ V}; V_{DS} = 0; I_B = 0$ $C_{rs} < 0,5 \text{ pF}$ $-V_{GD} = 5 \text{ V}; V_{SD} = 0; I_B = 0$ $C_{rd} < 0,5 \text{ pF}$ Gate to all other terminals capacitance at $f = 1 \text{ MHz}$ $-V_{GB} = 5 \text{ V}; V_{SB} = V_{DB} = 0$ $C_{g-n} < 6 \text{ pF}$






DISTANCE DISC

MECHANICAL DATA

Fig. 2 56246 for TO-18 or TO-72

Insulating material.

Dimensions in mm



TEMPERATURE

Maximum permissible temperature

T max. 100 °C

INDEX OF TYPE NUMBERS

Data Handbooks Semiconductor Devices

type no.	book	section	type no.	book	section	type no.	book	section
AA119	S1	GD	BAS19	S7/S1	Mm/SD	BB109G	S1	T
AAZ15	S1	GD	BAS20	S7/S1	Mm/SD	BB112	S1	T
AAZ17	S1	GD	BAS21	S7/S1	Mm/SD	BB119	S1	T
AAZ18	S1	GD	BAT17	S7/S1	Mm/T	BB130	S1	T
BA220	S1	SD	BAT18	S7/S1	Mm/T	BB204B	S1	T
BA221	S1	SD	BAT81	S1	T	BB204G	S1	T
BA223	S1	T	BAT82	S1	T	BB212	S1	T
BA243	S1	T	BAT83	S1	T	BB405B	S1	T
BA244	S1	T	BAT85	S1	T	BB405G	S1	T
BA280	S1	T	BAV10	S1	SD	BB417	S1	T
BA314	S1	Vrg	BAV18	S1	SD	BB809	S1	T
BA315	S1	Vrg	BAV19	S1	SD	BB909A	S1	T
BA316	S1	SD	BAV20	S1	SD	BB909B	S1	T
BA317	S1	SD	BAV21	S1	SD	BBY31	S7/S1	Mm/T
BA318	S1	SD	BAV45	S1	Sp	BBY40	S7/S1	Mm/T
BA379	S1	T	BAV70	S7/S1	Mm/SD	BC107	S3	Sm
BA423	S1	T	BAV99	S7/S1	Mm/SD	BC108	S3	Sm
BA481	S1	T	BAW56	S7/S1	Mm/SD	BC109	S3	Sm
BA482	S1	T	BAW62	S1	SD	BC146	S3	Sm
BA483	S1	T	BAX12	S1	SD	BC177	S3	Sm
BA484	S1	T	BAX12A	S1	SD	BC178	S3	Sm
BAS11	S1	SD	BAX14	S1	SD	BC179	S3	Sm
BAS16	S7/S1	Mm/SD	BAX18	S1	SD	BC200	S3	Sm
BAS17	S7/S1	Mm/Vrg	BB105B	S1	T	BC264A	S5	FET
BAS18	S1	SD	BB105G	S1	T	BC264B	S5	FET

FET = Field-effect transistors

GD = Germanium diodes

Mm = Microminiature semiconductors
for hybrid circuits

SD = Small-signal diodes

Sm = Small-signal transistors

Sp = Special diodes

T = Tuner diodes

Vrg = Voltage regulator diodes

INDEX

type no.	book	section	type no.	book	section	type no.	book	section
BC264C	S5	FET	BC868	S7	Mm	BCY71	S3	Sm
BC264D	S5	FET	BC869	S7	Mm	BCY72	S3	Sm
BC327;A	S3	Sm	BCF29;R	S7	Mm	BCY78	S3	Sm
BC328	S3	Sm	BCF30;R	S7	Mm	BCY79	S3	Sm
BC337;A	S3	Sm	BCF32;R	S7	Mm	BCY87	S3	Sm
BC338	S3	Sm	BCF33;R	S7	Mm	BCY88	S3	Sm
BC368	S3	Sm	BCF70;R	S7	Mm	BCY89	S3	Sm
BC369	S3	Sm	BCF81;R	S7	Mm	BD131	S4a	P
BC375	S3	Sm	BCV71;R	S7	Mm	BD132	S4a	P
BC376	S3	Sm	BCV72;R	S7	Mm	BD135	S4a	P
BC546	S3	Sm	BCW29;R	S7	Mm	BD136	S4a	P
BC547	S3	Sm	BCW30;R	S7	Mm	BD137	S4a	P
BC548	S3	Sm	BCW31;R	S7	Mm	BD138	S4a	P
BC549	S3	Sm	BCW32;R	S7	Mm	BD139	S4a	P
BC550	S3	Sm	BCW33;R	S7	Mm	BD140	S4a	P
BC556	S3	Sm	BCW60*	S7	Mm	BD201	S4a	P
BC557	S3	Sm	BCW61*	S7	Mm	BD202	S4a	P
BC558	S3	Sm	BCW69;R	S7	Mm	BD203	S4a	P
BC559	S3	Sm	BCW70;R	S7	Mm	BD204	S4a	P
BC560	S3	Sm	BCW71;R	S7	Mm	BD226	S4a	P
BC635	S3	Sm	BCW72;R	S7	Mm	BD227	S4a	P
BC636	S3	Sm	BCW81;R	S7	Mm	BD228	S4a	P
BC637	S3	Sm	BCW89;R	S7	Mm	BD229	S4a	P
BC638	S3	Sm	BCX17;R	S7	Mm	BD230	S4a	P
BC639	S3	Sm	BCX18;R	S7	Mm	BD231	S4a	P
BC640	S3	Sm	BCX19;R	S7	Mm	BD233	S4a	P
BC807	S7	Mm	BCX20;R	S7	Mm	BD234	S4a	P
BC808	S7	Mm	BCX51	S7	Mm	BD235	S4a	P
BC817	S7	Mm	BCX52	S7	Mm	BD236	S4a	P
BC818	S7	Mm	BCX53	S7	Mm	BD237	S4a	P
BC846	S7	Mm	BCX54	S7	Mm	BD238	S4a	P
BC847	S7	Mm	BCX55	S7	Mm	BD239	S4a	P
BC848	S7	Mm	BCX56	S7	Mm	BD239A	S4a	P
BC849	S7	Mm	BCX70*	S7	Mm	BD239B	S4a	P
BC850	S7	Mm	BCX71*	S7	Mm	BD239C	S4a	P
BC856	S7	Mm	BCY56	S3	Sm	BD240	S4a	P
BC857	S7	Mm	BCY57	S3	Sm	BD240A	S4a	P
BC858	S7	Mm	BCY58	S3	Sm	BD240B	S4a	P
BC859	S7	Mm	BCY59	S3	Sm	BD240C	S4a	P
BC860	S7	Mm	BCY70	S3	Sm	BD241	S4a	P

* = series

FET = Field-effect transistors

Mm = Microminiature semiconductors
for hybrid circuits

P = Low-frequency power transistors

Sm = Small-signal transistors

type no.	book	section	type no.	book	section	type no.	book	section
BD241A	S4a	P	BD676	S4a	P	BD940	S4a	P
BD241B	S4a	P	BD677	S4a	P	BD941	S4a	P
BD241C	S4a	P	BD678	S4a	P	BD942	S4a	P
BD242	S4a	P	BD679	S4a	P	BD943	S4a	P
BD242A	S4a	P	BD680	S4a	P	BD944	S4a	P
BD242B	S4a	P	BD681	S4a	P	BD945	S4a	P
BD242C	S4a	P	BD682	S4a	P	BD946	S4a	P
BD243	S4a	P	BD683	S4a	P	BD947	S4a	P
BD243A	S4a	P	BD684	S4a	P	BD948	S4a	P
BD243B	S4a	P	BD813	S4a	P	BD949	S4a	P
BD243C	S4a	P	BD814	S4a	P	BD950	S4a	P
BD244	S4a	P	BD815	S4a	P	BD951	S4a	P
BD244A	S4a	P	BD816	S4a	P	BD952	S4a	P
BD244B	S4a	P	BD817	S4a	P	BD953	S4a	P
BD244C	S4a	P	BD818	S4a	P	BD954	S4a	P
BD329	S4a	P	BD825	S4a	P	BD955	S4a	P
BD330	S4a	P	BD826	S4a	P	BD956	S4a	P
BD331	S4a	P	BD827	S4a	P	BDT20	S4a	P
BD332	S4a	P	BD828	S4a	P	BDT21	S4a	P
BD333	S4a	P	BD829	S4a	P	BDT29	S4a	P
BD334	S4a	P	BD830	S4a	P	BDT29A	S4a	P
BD335	S4a	P	BD839	S4a	P	BDT29B	S4a	P
BD336	S4a	P	BD840	S4a	P	BDT29C	S4a	P
BD337	S4a	P	BD841	S4a	P	BDT30	S4a	P
BD338	S4a	P	BD842	S4a	P	BDT30A	S4a	P
BD433	S4a	P	BD843	S4a	P	BDT30B	S4a	P
BD434	S4a	P	BD844	S4a	P	BDT30C	S4a	P
BD435	S4a	P	BD845	S4a	P	BDT31	S4a	P
BD436	S4a	P	BD846	S4a	P	BDT31A	S4a	P
BD437	S4a	P	BD847	S4a	P	BDT31B	S4a	P
BD438	S4a	P	BD848	S4a	P	BDT31C	S4a	P
BD645	S4a	P	BD849	S4a	P	BDT32	S4a	P
BD646	S4a	P	BD850	S4a	P	BDT32A	S4a	P
BD647	S4a	P	BD933	S4a	P	BDT32B	S4a	P
BD648	S4a	P	BD934	S4a	P	BDT32C	S4a	P
BD649	S4a	P	BD935	S4a	P	BDT41	S4a	P
BD650	S4a	P	BD936	S4a	P	BDT41A	S4a	P
BD651	S4a	P	BD937	S4a	P	BDT41B	S4a	P
BD652	S4a	P	BD938	S4a	P	BDT41C	S4a	P
BD675	S4a	P	BD939	S4a	P	BDT42	S4a	P

P = Low-frequency power transistors

INDEX

type no.	book	section	type no.	book	section	type no.	book	section
BDT42A	S4a	P	BDV65C	S4a	P	BDX64B	S4a	P
BDT42B	S4a	P	BDV66A	S4a	P	BDX64C	S4a	P
BDT42C	S4a	P	BDV66B	S4a	P	BDX65	S4a	P
BDT60	S4a	P	BDV66C	S4a	P	BDX65A	S4a	P
BDT60A	S4a	P	BDV66D	S4a	P	BDX65B	S4a	P
BDT60B	S4a	P	BDV67A	S4a	P	BDX65C	S4a	P
BDT60C	S4a	P	BDV67B	S4a	P	BDX66	S4a	P
BDT61	S4a	P	BDV67C	S4a	P	BDX66A	S4a	P
BDT61A	S4a	P	BDV67D	S4a	P	BDX66B	S4a	P
BDT61B	S4a	P	BDV91	S4a	P	BDX66C	S4a	P
BDT61C	S4a	P	BDV92	S4a	P	BDX67	S4a	P
BDT62	S4a	P	BDV93	S4a	P	BDX67A	S4a	P
BDT62A	S4a	P	BDV94	S4a	P	BDX67B	S4a	P
BDT62B	S4a	P	BDV95	S4a	P	BDX67C	S4a	P
BDT62C	S4a	P	BDV96	S4a	P	BDX68	S4a	P
BDT63	S4a	P	BDW55	S4a	P	BDX68A	S4a	P
BDT63A	S4a	P	BDW56	S4a	P	BDX68B	S4a	P
BDT63B	S4a	P	BDW57	S4a	P	BDX68C	S4a	P
BDT63C	S4a	P	BDW58	S4a	P	BDX69	S4a	P
BDT64	S4a	P	BDW59	S4a	P	BDX69A	S4a	P
BDT64A	S4a	P	BDW60	S4a	P	BDX69B	S4a	P
BDT64B	S4a	P	BDX35	S4a	P	BDX69C	S4a	P
BDT64C	S4a	P	BDX36	S4a	P	BDX77	S4a	P
BDT65	S4a	P	BDX37	S4a	P	BDX78	S4a	P
BDT65A	S4a	P	BDX42	S4a	P	BDX91	S4a	P
BDT65B	S4a	P	BDX43	S4a	P	BDX92	S4a	P
BDT65C	S4a	P	BDX44	S4a	P	BDX93	S4a	P
BDT91	S4a	P	BDX45	S4a	P	BDX94	S4a	P
BDT92	S4a	P	BDX46	S4a	P	BDX95	S4a	P
BDT93	S4a	P	BDX47	S4a	P	BDX96	S4a	P
BDT94	S4a	P	BDX62	S4a	P	BDY90	S4a	P
BDT95	S4a	P	BDX62A	S4a	P	BDY90A	S4a	P
BDT96	S4a	P	BDX62B	S4a	P	BDY91	S4a	P
BDV64	S4a	P	BDX62C	S4a	P	BDY92	S4a	P
BDV64A	S4a	P	BDX63	S4a	P	BF180	S3	Sm
BDV64B	S4a	P	BDX63A	S4a	P	BF181	S3	Sm
BDV64C	S4a	P	BDX63B	S4a	P	BF182	S3	Sm
BDV65	S4a	P	BDX63C	S4a	P	BF183	S3	Sm
BDV65A	S4a	P	BDX64	S4a	P	BF198	S3	Sm
BDV65B	S4a	P	BDX64A	S4a	P	BF199	S3	Sm

P = Low-frequency power transistors

Sm = Small-signal transistors

type no.	book	section	type no.	book	section	type no.	book	section
BF200	S3	Sm	BF569	S7	Mm	BFG91A	S10	WBT
BF240	S3	Sm	BF579	S7	Mm	BFG96	S10	WBT
BF241	S3	Sm	BF620	S7	Mm	BFP90A	S10	WBT
BF245A	S5	FET	BF621	S7	Mm	BFP91A	S10	WBT
BF245B	S5	FET	BF622	S7	Mm	BFP96	S10	WBT
BF245C	S5	FET	BF623	S7	Mm	BFQ10	S5	FET
BF247A	S5	FET	BF660;R	S7	Mm	BFQ11	S5	FET
BF247B	S5	FET	BF689K	S10	WBT	BFQ12	S5	FET
BF247C	S5	FET	BF767	S7	Mm	BFQ13	S5	FET
BF256A	S5	FET	BF819	S4b	HVP	BFQ14	S5	FET
BF256B	S5	FET	BF820	S7	Mm	BFQ15	S5	FET
BF256C	S5	FET	BF821	S7	Mm	BFQ16	S5	FET
BF324	S3	Sm	BF822	S7	Mm	BFQ17	S7	Mm
BF370	S3	Sm	BF823	S7	Mm	BFQ18A	S7	Mm
BF410A	S5	FET	BF857	S4b	HVP	BFQ19	S7	Mm
BF410B	S5	FET	BF858	S4b	HVP	BFQ22	S10	WBT
BF410C	S5	FET	BF859	S4b	HVP	BFQ22S	S10	WBT
BF410D	S5	FET	BF869	S4b	HVP	BFQ23	S10	WBT
BF419	S4b	HVP	BF870	S4b	HVP	BFQ24	S10	WBT
BF422	S3	Sm	BF871	S4b	HVP	BFQ32	S10	WBT
BF423	S3	Sm	BF872	S4b	HVP	BFQ33	S10	WBT
BF450	S3	Sm	BF926	S3	Sm	BFQ34	S10	WBT
BF451	S3	Sm	BF936	S3	Sm	BFQ34T	S10	WBT
BF457	S4b	HVP	BF939	S3	Sm	BFQ42	S6	RFP
BF458	S4b	HVP	BF960	S5	FET	BFQ43	S6	RFP
BF459	S4b	HVP	BF964	S5	FET	BFQ51	S10	WBT
BF469	S4b	HVP	BF966	S5	FET	BFQ52	S10	WBT
BF470	S4b	HVP	BF967	S3	Sm	BFQ53	S10	WBT
BF471	S4b	HVP	BF970	S3	Sm	BFQ63	S10	WBT
BF472	S4b	HVP	BF979	S3	Sm	BFQ65	S10	WBT
BF480	S3	Sm	BF980	S5	FET	BFQ66	S10	WBT
BF494	S3	Sm	BF981	S5	FET	BFQ68	S10	WBT
BF495	S3	Sm	BF982	S5	FET	BFR29	S5	FET
BF496	S3	Sm	BF989	S7/S5	Mm/FET	BFR30	S7/S5	Mm/FET
BF510	S7/S5	Mm/FET	BF990	S7/S5	Mm/FET	BFR31	S7/S5	Mm/FET
BF511	S7/S5	Mm/FET	BF991	S7/S5	Mm/FET	BFR49	S10	WBT
BF512	S7/S5	Mm/FET	BF992	S7/S5	Mm/FET	BFR53;R	S7	Mm
BF513	S7/S5	Mm/FET	BF994	S7/S5	Mm/FET	BFR54	S3	Sm
BF536	S7	Mm	BF996	S7/S5	Mm/FET	BFR64	S10	WBT
BF550;R	S7	Mm	BFG90A	S10	WBT	BFR65	S10	WBT

FET = Field-effect transistors

HVP = High-voltage power transistors

Mm = Microminiature semiconductors
for hybrid circuits

RFP = R.F. power transistors and modules

Sm = Small-signal transistors

WBT = Wideband hybrid IC transistors

INDEX

type no.	book	section	type no.	book	section	type no.	book	section
BFR84	S5	FET	BFX29	S3	Sm	BGY47*	S6	RFP
BFR90	S10	WBT	BFX30	S3	Sm	BGY50	S10	WBM
BFR90A	S10	WBT	BFX34	S3	Sm	BGY51	S10	WBM
BFR91	S10	WBT	BFX84	S3	Sm	BGY52	S10	WBM
BFR91A	S10	WBT	BFX85	S3	Sm	BGY53	S10	WBM
BFR92;R	S7	Mm	BFX86	S3	Sm	BGY54	S10	WBM
BFR92A;R	S7	Mm	BFX87	S3	Sm	BGY55	S10	WBM
BFR93;R	S7	Mm	BFX88	S3	Sm	BGY56	S10	WBM
BFR93A;R	S7	Mm	BFX89	S10	WBT	BGY57	S10	WBM
BFR94	S10	WBT	BFY50	S3	Sm	BGY58	S10	WBM
BFR95	S10	WBT	BFY51	S3	Sm	BGY58A	S10	WBT
BFR96	S10	WBT	BFY52	S3	Sm	BGY59	S10	WBM
BFR96S	S10	WBT	BFY55	S3	Sm	BGY60	S10	WBM
BFR101A;B	S7/S5	Mm/FET	BFY90	S10	WBT	BGY61	S10	WBT
BFS17;R	S7	Mm	BG2000	S1	RT	BGY65	S10	WBT
BFS18;R	S7	Mm	BG2097	S1	RT	BGY67	S10	WBT
BFS19;R	S7	Mm	BGX11*	S2	ThM	BGY70	S10	WBT
BFS20;R	S7	Mm	BGX12*	S2	ThM	BGY71	S10	WBT
BFS21	S5	FET	BGX13*	S2	ThM	BGY74	S10	WBM
BFS21A	S5	FET	BGX14*	S2	ThM	BGY75	S10	WBM
BFS22A	S6	RFP	BGX15*	S2	ThM	BGY93A	S6	RFP
BFS23A	S6	RFP	BGX17*	S2	ThM	BGY93B	S6	RFP
BFT24	S10	WBT	BGX25	S2	ThM	BGY93C	S6	RFP
BFT25;R	S7	Mm	BGY22	S6	RFP	BLU20/12	S6	RFP
BFT44	S3	Sm	BGY22A	S6	RFP	BLU30/12	S6	RFP
BFT45	S3	Sm	BGY23	S6	RFP	BLU45/12	S6	RFP
BFT46	S7/S5	Mm/FET	BGY23A	S6	RFP	BLU50	S6	RFP
BFT92;R	S7	Mm	BGY32	S6	RFP	BLU51	S6	RFP
BFT93;R	S7	Mm	BGY33	S6	RFP	BLU52	S6	RFP
BFW10	S5	FET	BGY35	S6	RFP	BLU53	S6	RFP
BFW11	S5	FET	BGY36	S6	RFP	BLU60/12	S6	RFP
BFW12	S5	FET	BGY40A	S6	RFP	BLU97	S6	RFP
BFW13	S5	FET	BGY40B	S6	RFP	BLU98	S6	RFP
BFW16A	S10	WBT	BGY41A	S6	RFP	BLU99	S6	RFP
BFW17A	S10	WBT	BGY41B	S6	RFP	BLV10	S6	RFP
BFW30	S10	WBT	BGY43	S6	RFP	BLV11	S6	RFP
BFW61	S5	FET	BGY45A	S6	RFP	BLV20	S6	RFP
BFW92	S10	WBT	BGY45B	S6	RFP	BLV21	S6	RFP
BFW92A	S10	WBT	BGY46A	S6	RFP	BLV25	S6	RFP
BFW93	S10	WBT	BGY46B	S6	RFP	BLV30	S6	RFP

* = series

FET = Field-effect transistors

Mm = Microminiature semiconductors
for hybrid circuits

RFP = R.F. power transistors and modules

RT = Tripler

Sm = Small-signal transistors

ThM = Thyristor Modules

WBM = Wideband hybrid IC modules

WBT = Wideband hybrid IC transistors

INDEX

type no.	book	section	type no.	book	section	type no.	book	section
BLV30/12	S6	RFP	BLW86	S6	RFP	BLY92A	S6	RFP
BLV31	S6	RFP	BLW87	S6	RFP	BLY92C	S6	RFP
BLV32F	S6	RFP	BLW89	S6	RFP	BLY93A	S6	RFP
BLV33	S6	RFP	BLW90	S6	RFP	BLY93C	S6	RFP
BLV33F	S6	RFP	BLW91	S6	RFP	BLY94	S6	RFP
BLV36	S6	RFP	BLW95	S6	RFP	BLY97	S6	RFP
BLV37	S6	RFP	BLW96	S6	RFP	BPF10	S8	PDT
BLV45/12	S6	RFP	BLW97	S6	RFP	BPF24	S8	PDT
BLV57	S6	RFP	BLW98	S6	RFP	BPW22A	S8	PDT
BLV59	S6	RFP	BLW99	S6	RFP	BPW50	S8	PDT
BLV75/12	S6	RFP	BLX13	S6	RFP	BPX25	S8	PDT
BLV80/28	S6	RFP	BLX13C	S6	RFP	BPX29	S8	PDT
BLV90	S6	RFP	BLX14	S6	RFP	BPX40	S8	PDT
BLV91	S6	RFP	BLX15	S6	RFP	BPX41	S8	PDT
BLV92	S6	RFP	BLX39	S6	RFP	BPX42	S8	PDT
BLV93	S6	RFP	BLX65	S6	RFP	BPX71	S8	PDT
BLV94	S6	RFP	BLX65E	S6	RFP	BPX72	S8	PDT
BLV95	S6	RFP	BLX67	S6	RFP	BPX95C	S8	PDT
BLV96	S6	RFP	BLX68	S6	RFP	BR100/03	S2	Th
BLV97	S6	RFP	BLX69A	S6	RFP	BR101	S3	Sm
BLV98	S6	RFP	BLX91A	S6	RFP	BRY39	S3	Sm
BLV99	S6	RFP	BLX91CB	S6	RFP	BRY56	S3	Sm
BLW29	S6	RFP	BLX92A	S6	RFP	BRY61	S7	Mm
BLW31	S6	RFP	BLX93A	S6	RFP	BRY62	S7	Mm
BLW32	S6	RFP	BLX94A	S6	RFP	BSD10	S5	FET
BLW33	S6	RFP	BLX94C	S6	RFP	BSD12	S5	FET
BLW34	S6	RFP	BLX95	S6	RFP	BSD20	S5	FET
BLW50F	S6	RFP	BLX96	S6	RFP	BSD22	S5	FET
BLW60	S6	RFP	BLX97	S6	RFP	BSD212	S5	FET
BLW60C	S6	RFP	BLX98	S6	RFP	BSD213	S5	FET
BLW76	S6	RFP	BLY85	S6	RFP	BSD214	S5	FET
BLW77	S6	RFP	BLY87A	S6	RFP	BSD215	S5	FET
BLW78	S6	RFP	BLY87C	S6	RFP	BSR12;R	S7	Mm
BLW79	S6	RFP	BLY88A	S6	RFP	BSR13;R	S7	Mm
BLW80	S6	RFP	BLY88C	S6	RFP	BSR14;R	S7	Mm
BLW81	S6	RFP	BLY89A	S6	RFP	BSR15;R	S7	Mm
BLW82	S6	RFP	BLY89C	S6	RFP	BSR16;R	S7	Mm
BLW83	S6	RFP	BLY90	S6	RFP	BSR17;R	S7	Mm
BLW84	S6	RFP	BLY91A	S6	RFP	BSR17A;R	S7	Mm
BLW85	S6	RFP	BLY91C	S6	RFP	BSR18;R	S7	Mm

FET = Field-effect transistors

Mm = Microminiature semiconductors
for hybrid circuits

PDT = Photodiodes or transistors

RFP = R.F. power transistors and modules

Sm = Small-signal transistors

Th = Thyristors

INDEX

type no.	book	section	type no.	book	section	type no.	book	section
BSR18A;R	S7	Mm	BST76A	S5	FET	BTW40*	S2	Th
BSR30	S7	Mm	BST78	S5	FET	BTW42*	S2	Th
BSR31	S7	Mm	BSV15	S3	Sm	BTW43*	S2	Tri
BSR32	S7	Mm	BSV16	S3	Sm	BTW45*	S2	Th
BSR33	S7	Mm	BSV17	S3	Sm	BTW58*	S2	Th
BSR40	S7	Mm	BSV52;R	S7	Mm	BTW59*	S2	Th
BSR41	S7	Mm	BSV64	S3	Sm	BTW63*	S2	Th
BSR42	S7	Mm	BSV78	S5	FET	BTW92*	S2	Th
BSR43	S7	Mm	BSV79	S5	FET	BTX18*	S2	Th
BSR50	S3	Sm	BSV80	S5	FET	BTX94*	S2	Tri
BSR51	S3	Sm	BSV81	S5	FET	BTY79*	S2	Th
BSR52	S3	Sm	BSW66A	S3	Sm	BTY91*	S2	Th
BSR56	S7/S5	Mm/FET	BSW67A	S3	Sm	BU208A	S4b	SP
BSR57	S7/S5	Mm/FET	BSW68A	S3	Sm	BU208B	S4b	SP
BSR58	S7/S5	Mm/FET	BSX19	S3	Sm	BU326	S4b	SP
BSR60	S3	Sm	BSX20	S3	Sm	BU326A	S4b	SP
BSR61	S3	Sm	BSX45	S3	Sm	BU426	S4b	SP
BSR62	S3	Sm	BSX46	S3	Sm	BU426A	S4b	SP
BSS38	S3	Sm	BSX47	S3	Sm	BU433	S4b	SP
BSS50	S3	Sm	BSX59	S3	Sm	BU505	S4b	SP
BSS51	S3	Sm	BSX60	S3	Sm	BU508A	S4b	SP
BSS52	S3	Sm	BSX61	S3	Sm	BU705	S4b	SP
BSS60	S3	Sm	BSY95A	S3	Sm	BU806	S4b	SP
BSS61	S3	Sm	BT136*	S2	Tri	BU807	S4b	SP
BSS62	S3	Sm	BT137*	S2	Tri	BU824	S4b	SP
BSS63;R	S7	Mm	BT138*	S2	Tri	BU826	S4b	SP
BSS64;R	S7	Mm	BT139*	S2	Tri	BUS11;A	S4b	SP
BSS68	S3	Sm	BT149*	S2	Th	BUS12;A	S4b	SP
BSS83	S5	FET	BT151*	S2	Th	BUS13;A	S4b	SP
BST15	S7	Mm	BT152*	S2	Th	BUS14;A	S4b	SP
BST16	S7	Mm	BT153	S2	Th	BUT11;A	S4b	SP
BST50	S7	Mm	BT155*	S2	Th	BUV82	S4b	SP
BST51	S7	Mm	BT157*	S2	Th	BUV83	S4b	SP
BST52	S7	Mm	BTV24*	S2	Th	BUV89	S4b	SP
BST60	S7	Mm	BTV34*	S2	Tri	BUW11;A	S4b	SP
BST61	S7	Mm	BTV58*	S2	Th	BUW12;A	S4b	SP
BST62	S7	Mm	BTV59*	S2	Th	BUW13;A	S4b	SP
BST70A	S5	FET	BTV60*	S2	Th	BUW84	S4b	SP
BST72A	S5	FET	BTW23*	S2	Th	BUW85	S4b	SP
BST74A	S5	FET	BTW38*	S2	Th	BUX46;A	S4b	SP

* = series

FET = Field-effect transistors

Mm = Microminiature semiconductors
for hybrid circuits

Sm = Small-signal transistors

SP = Low-frequency switching power transistors

Th = Thyristors

Tri = Triacs

type no.	book	section	type no.	book	section	type no.	book	section
BUX47;A	S4b	SP	BUZ45B	S9	PM	BY448	S1	R
BUX48;A	S4b	SP	BUZ45C	S9	PM	BY458	S1	R
BUX80	S4b	SP	BUZ46	S9	PM	BY476	S1	R
BUX81	S4b	SP	BUZ50A	S9	PM	BY477	S1	R
BUX82	S4b	SP	BUZ50B	S9	PM	BY478	S1	R
BUX83	S4b	SP	BUZ53A	S9	PM	BY505	S1	R
BUX84	S4b	SP	BUZ54	S9	PM	BY509	S1	R
BUX85	S4b	SP	BUZ54A	S9	PM	BY527	S1	R
BUX86	S4b	SP	BUZ60	S9	PM	BY584	S1	R
BUX87	S4b	SP	BUZ60B	S9	PM	BY609	S1	R
BUX88	S4b	SP	BUZ63	S9	PM	BY610	S1	R
BUX90	S4b	SP	BUZ63B	S9	PM	BYR29*	S2	R
BUX98	S4b	SP	BUZ64	S9	PM	BYT79*	S2	R
BUX98A	S4b	SP	BUZ71	S9	PM	BYV19*	S2	R
BUY89	S4b	SP	BUZ71A	S9	PM	BYV20*	S2	R
BUZ10	S9	PM	BUZ72	S9	PM	BYV21*	S2	R
BUZ10A	S9	PM	BUZ72A	S9	PM	BYV22*	S2	R
BUZ11	S9	PM	BUZ73A	S9	PM	BYV23*	S2	R
BUZ11A	S9	PM	BUZ74	S9	PM	BYV24*	S2	R
BUZ14	S9	PM	BUZ74A	S9	PM	BYV27*	S1/S2	R
BUZ15	S9	PM	BUZ76	S9	PM	BYV28*	S1/S2	R
BUZ20	S9	PM	BUZ76A	S9	PM	BYV29*	S2	R
BUZ21	S9	PM	BUZ80	S9	PM	BYV30*	S2	R
BUZ23	S9	PM	BUZ80A	S9	PM	BYV32*	S2	R
BUZ24	S9	PM	BUZ83	S9	PM	BYV33*	S2	R
BUZ25	S9	PM	BUZ83A	S9	PM	BYV34*	S2	R
BUZ30	S9	PM	BUZ84	S9	PM	BYV42*	S2	R
BUZ31	S9	PM	BUZ84A	S9	PM	BYV43*	S2	R
BUZ32	S9	PM	BY184	S1	R	BYV72*	S2	R
BUZ33	S9	PM	BY188G	S1	R	BYV73*	S2	R
BUZ34	S9	PM	BY224*	S2	R	BYV79*	S2	R
BUZ35	S9	PM	BY225*	S2	R	BYV92*	S2	R
BUZ36	S9	PM	BY228	S1	R	BYV95A	S1	R
BUZ40	S9	PM	BY229*	S2	R	BYV95B	S1	R
BUZ41A	S9	PM	BY249*	S2	R	BYV95C	S1	R
BUZ42	S9	PM	BY260*	S2	R	BYV96D	S1	R
BUZ43	S9	PM	BY261*	S2	R	BYV96E	S1	R
BUZ44A	S9	PM	BY329*	S2	R	BYW25*	S2	R
BUZ45	S9	PM	BY359*	S2	R	BYW29*	S2	R
BUZ45A	S9	PM	BY438	S1	R	BYW30*	S2	R

* = series

PM = Power MOS transistors

R = Rectifier diodes

SP = Low-frequency switching power transistors

INDEX

type no.	book	section	type no.	book	section	type no.	book	section
BYW31*	S2	R	BZW86*	S2	TS	CQ430;R	S8	D
BYW54	S1	R	BZW91*	S2	TS	CQ431;R	S8	D
BYW55	S1	R	BZX55	S1	Vrg	CQ432;R	S8	D
BYW56	S1	R	BZX70*	S2	Vrg	CQF24	S8	Ph
BYW92*	S2	R	BZX75	S1	Vrg	CQL10A	S8	Ph
BYW93*	S2	R	BZX79*	S1	Vrg	CQL13	S8	Ph
BYW94*	S2	R	BZX84*	S7/S1	Mm/Vrg	CQL13A	S8	Ph
BYW95A	S1	R	BZX87*	S1	Vrg	CQL14A	S8	Ph
BYW95B	S1	R	BZX90	S1	Vrf	CQL14B	S8	Ph
BYW95C	S1	R	BZX91	S1	Vrf	CQN10	S8	LED
BYW96D	S1	R	BZX92	S1	Vrf	CQN11	S8	LED
BYW96E	S1	R	BZX93	S1	Vrf	CQT10	S8	LED
BYX10	S1	R	BZX94	S1	Vrf	CQT11	S8	LED
BYX25*	S2	R	BZY91*	S2	Vrg	CQT12	S8	LED
BYX30*	S2	R	BZY93*	S2	Vrg	CQV60(L)	S8	LED
BYX32*	S2	R	BZY95*	S2	Vrg	CQV60A(L)	S8	LED
BYX38*	S2	R	BZY96*	S2	Vrg	CQV61A(L)	S8	LED
BYX39*	S2	R	CNX21	S8	PhC	CQV62(L)	S8	LED
BYX42*	S2	R	CNX35	S8	PhC	CQV70(L)	S8	LED
BYX46*	S2	R	CNX36	S8	PhC	CQV70A(L)	S8	LED
BYX50*	S2	R	CNX37	S8	PhC	CQV71A(L)	S8	LED
BYX52*	S2	R	CNX38	S8	PhC	CQV72(L)	S8	LED
BYX56*	S2	R	CNX44	S8	PhC	CQV80L	S8	LED
BYX90	S1	R	CNX48	S8	PhC	CQV80AL	S8	LED
BYX94	S1	R	CNX62	S8	PhC	CQV81L	S8	LED
BYX96*	S2	R	CNY50	S8	PhC	CQV82L	S8	LED
BYX97*	S2	R	CNY52	S8	PhC	CQW10(L)	S8	LED
BYX98*	S2	R	CNY53	S8	PhC	CQW10A(L)	S8	LED
BYX99*	S2	R	CNY57	S8	PhC	CQW10B(L)	S8	LED
BZT03	S1	Vrg	CNY57A	S8	PhC	CQW11A(L)	S8	LED
BZV10	S1	Vrf	CNY62	S8	PhC	CQW11B(L)	S8	LED
BZV11	S1	Vrf	CNY63	S8	PhC	CQW12(L)	S8	LED
BZV12	S1	Vrf	CQ209S	S8	D	CQW12B(L)	S8	LED
BZV13	S1	Vrf	CQ216X	S8	D	CQW20A	S8	LED
BZV14	S1	Vrf	CQ216Y	S8	D	CQW21	S8	LED
BZV37	S1	Vrf	CQ327;R	S8	D	CQW22	S8	LED
BZV46	S1	Vrg	CQ330;R	S8	D	CQW24(L)	S8	LED
BZV49*	S1/S7	Vrg	CQ331;R	S8	D	CQW54	S8	LED
BZV85	S1	Vrg	CQ332;R	S8	D	CQX10	S8	LED
BZW70*	S2	TS	CQ427;R	S8	D	CQX11	S8	LED

* = series

D = Displays

LED = Light-emitting diodes

Mm = Microminiature semiconductors
for hybrid circuits

Ph = Photoconductive devices

PhC = Photocouplers

R = Rectifier diodes

TS = Transistor suppressor diodes

Vrf = Voltage reference diodes

Vrg = Voltage regulator diodes

type no.	book	section	type no.	book	section	type no.	book	section
CQX12	S8	LED	OM931	S4a	P	RPY87	S8	I
CQX24(L)	S8	LED	OM961	S4a	P	RPY88	S8	I
CQX51	S8	LED	OSB9110	S2	St	RPY89	S8	I
CQX54(L)	S8	LED	OSB9115	S2	St	RPY90*	S8	I
CQX64(L)	S8	LED	OSB9210	S2	St	RPY91*	S8	I
CQX74(L)	S8	LED	OSB9215	S2	St	RPY93	S8	I
CQX74Y	S8	LED	OSB9410	S2	St	RPY94	S8	I
CQY11B	S8	LED	OSB9415	S2	St	RPY95	S8	I
CQY11C	S8	LED	OSM9110	S2	St	RPY96	S8	I
CQY24B(L)S8		LED	OSM9115	S2	St	RPY97	S8	I
CQY49B	S8	LED	OSM9210	S2	St	RTC901	S8	LED
CQY49C	S8	LED	OSM9215	S2	St	RTC902	S8	LED
CQY50	S8	LED	OSM9410	S2	St	RTC903	S8	LED
CQY52	S8	LED	OSM9415	S2	St	RTC904	S8	LED
CQY54A	S8	LED	OSM9510	S2	St	1N821;A	S1	Vrf
CQY58A	S8	LED	OSM9511	S2	St	1N823;A	S1	Vrf
CQY89A	S8	LED	OSM9512	S2	St	1N825;A	S1	Vrf
CQY94	S8	LED	OSS9110	S2	St	1N827;A	S1	Vrf
CQY94B(L)S8		LED	OSS9115	S2	St	1N829;A	S1	Vrf
CQY95B	S8	LED	OSS9210	S2	St	1N914	S1	SD
CQY96(L)	S8	LED	OSS9215	S2	St	1N916	S1	SD
CQY97A	S8	LED	OSS9410	S2	St	1N3879	S2	R
OA90	S1	GD	OSS9415	S2	St	1N3880	S2	R
OA91	S1	GD	PH2222;R	S3	Sm	1N3881	S2	R
OA95	S1	GD	PH2222A;RS3		Sm	1N3882	S2	R
OM320	S10	WBM	PH2369	S3	Sm	1N3883	S2	R
OM321	S10	WBM	PH2907;R	S3	Sm	1N3889	S2	R
OM322	S10	WBM	PH2907A;RS3		Sm	1N3890	S2	R
OM323	S10	WBM	PH2955T	S4a	P	1N3891	S2	R
OM323A	S10	WBM	PH3055T	S4a	P	1N3892	S2	R
OM335	S10	WBM	PHBR1635	S2	R	1N3893	S2	R
OM336	S10	WBM	PHBR1640	S2	R	1N3909	S2	R
OM337	S10	WBM	PHBR1645	S2	R	1N3910	S2	R
OM337A	S10	WBM	PHR605CT	S2	R	1N3911	S2	R
OM339	S10	WBM	PHR610CT	S2	R	1N3912	S2	R
OM345	S10	WBM	PHR620CT	S2	R	1N3913	S2	R
OM350	S10	WBM	PHSD51	S2	R	1N4001G	S1	R
OM360	S10	WBM	RPY58A	S8	Ph	1N4002G	S1	R
OM361	S10	WBM	RPY76B	S8	Ph	1N4003G	S1	R
OM370	S10	WBM	RPY86	S8	I	1N4004G	S1	R

GD = Germanium diodes

SD = Small-signal diodes

I = Infrared devices

Sm = Small-signal transistors

LED = Light-emitting diodes

St = Rectifier stacks

P = Low-frequency power transistors

Vrf = Voltage reference diodes

Ph = Photoconductive devices

WBM = Wideband hybrid IC modules

R = Rectifier diodes

INDEX

type no.	book	section	type no.	book	section	type no.	book	section
1N4005G	S1	R	2N2904	S3	Sm	2N4856	S5	FET
1N4006G	S1	R	2N2904A	S3	Sm	2N4857	S5	FET
1N4007G	S1	R	2N2905	S3	Sm	2N4858	S5	FET
1N4148	S1	SD	2N2905A	S3	Sm	2N4859	S5	FET
1N4150	S1	SD	2N2906	S3	Sm	2N4860	S5	FET
1N4151	S1	SD	2N2906A	S3	Sm	2N4861	S5	FET
1N4154	S1	SD	2N2907	S3	Sm	2N5415	S3	Sm
1N4446	S1	SD	2N2907A	S3	Sm	2N5416	S3	Sm
1N4448	S1	SD	2N3019	S3	Sm	61SV	S8	I
1N4531	S1	SD	2N3020	S3	Sm	375CQY/B	S8	Ph
1N4532	S1	SD	2N3053	S3	Sm	49/CQF/A	S8	Ph
1N5059	S1	R	2N3375	S6	RFP	498CQL	S8	Ph
1N5060	S1	R	2N3553	S6	RFP	56201d	S4b	A
1N5061	S1	R	2N3632	S6	RFP	56201j	S4b	A
1N5062	S1	R	2N3822	S5	FET	56245	S3,6,10A	
1N5832	S2	R	2N3823	S5	FET	56246	S3,5,10A	
1N5833	S2	R	2N3866	S6	RFP	56261a	S4b	A
1N5834	S2	R	2N3903	S3	Sm	56264	S2	A
1N6097	S2	R	2N3904	S3	Sm	56295	S2	A
1N6098	S2	R	2N3905	S3	Sm	56326	S4b	A
2N918	S10	WBT	2N3906	S3	Sm	56339	S4b	A
2N929	S3	Sm	2N3924	S6	RFP	56352	S4b	A
2N930	S3	Sm	2N3926	S6	RFP	56353	S4b	A
2N1613	S3	Sm	2N3927	S6	RFP	56354	S4b	A
2N1711	S3	Sm	2N3966	S5	FET	56359	S2	A
2N1893	S3	Sm	2N4030	S3	Sm	56359b	S4b	A
2N2218	S3	Sm	2N4031	S3	Sm	56359c	S4b	A
2N2218A	S3	Sm	2N4032	S3	Sm	56359d	S4b	A
2N2219	S3	Sm	2N4033	S3	Sm	56360a	S2,S4b	A
2N2219A	S3	Sm	2N4091	S5	FET	56363	S2,S4b	A
2N2221	S3	Sm	2N4092	S5	FET	56364	S2,S4b	A
2N2221A	S3	Sm	2N4093	S5	FET	56367	S2	A
2N2222	S3	Sm	2N4123	S3	Sm	56368	S2	A
2N2222A	S3	Sm	2N4124	S3	Sm	56368a	S4b	A
2N2297	S3	Sm	2N4125	S3	Sm	56368b	S4b	A
2N2368	S3	Sm	2N4126	S3	Sm	56369	S2,S4b	A
2N2369	S3	Sm	2N4391	S5	FET	56378	S2,S4b	A
2N2369A	S3	Sm	2N4392	S5	FET	56379	S2,S4b	A
2N2483	S3	Sm	2N4393	S5	FET	56387a,b	S4b	A
2N2484	S3	Sm	2N4427	S6	RFP			

A = Accessories

I = Infrared devices

FET = Field-effect transistors

Ph = Photoconductive devices

R = Rectifier diodes

RFP = R.F. power transistors and modules

SD = Small-signal diodes

Sm = Small-signal transistors

WBT = Wideband hybrid IC transistors

Electronic components and materials for professional, industrial and consumer uses from the world-wide Philips Group of Companies

Argentina: PHILIPS ARGENTINA S.A., Div. Elcoma, Vedia 3892, 1430 BUENOS AIRES, Tel. 541-7141/7242/7343/7444/7545.

Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 427 0888.

Austria: ÖSTERREICHISCHE PHILIPS BAUELEMENTE INDUSTRIE G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 6291 11.

Belgium: N.V. PHILIPS & MBLE ASSOCIATED, 9 rue du Pavillon, B-1030 BRUXELLES, Tel. (02) 2427400.

Brazil: IBRAPE, Caixa Postal 7383, Av. Brigadeiro Faria Lima, 1735 SAO PAULO, SP, Tel. (011) 211-2600.

Canada: PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.

Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-4001.

Colombia: SADAPE S.A., P.O. Box 9805, Calle 13, No.51 + 39, BOGOTÁ D.E., Tel. 600600.

Denmark: MINIWATT A/S, Strandlodsvæj 2, P.O. Box 1919, DK 2300 COPENHAGEN S, Tel. (01) 54 11 33.

Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 17271.

France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 338 80-00.

Germany (BRD): VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0.

Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 9215111.

Hong Kong: PHILIPS HONG KONG LTD., Elcoma Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0) 245121.

India: PEICO ELECTRONICS & ELECTRICALS LTD., Elcoma Div., Ramon House, 169 Backbay Reclamation, BOMBAY 400020, Tel. 221012.

Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Div., Panim Bank Building, 2nd Fl., Jl. Jend. Sudirman, P.O. Box 223, JAKARTA, Tel. 716131.

Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 693355.

Italy: PHILIPS S.p.A., Sezione Elcoma, Piazza IV November 3, I-20124 MILANO, Tel. 2-67521.

Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.

(IC Products) SIGNETICS JAPAN LTD., 8-7 Sanbancho Chiyoda-ku, TOKYO 102, Tel. (03) 230-1521.

Korea (Republic of): PHILIPS ELECTRONICS (KOREA) LTD., Elcoma Div., Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. 794-4202.

Malaysia: PHILIPS MALAYSIA SDN. BERHAD, No. 4 Persiaran Barat, Petaling Jaya, P.O.B. 2163, KUALA LUMPUR, Selangor, Tel. 774411.

Mexico: ELECTRONICA S.A. de C.V., Carr. Mexico-Toluca km. 62.5, TOLUCA, Edo. de Mexico 50140, Tel. Tolucia 91 (721) 613-00.

Netherlands: PHILIPS NEDERLAND, Marktgroen Elco, Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 79.333.

New Zealand: PHILIPS ELECTRICAL IND. LTD., Elcoma Division, 110 Mt. Eden Road, C.P.O. Box 1041, AUCKLAND, Tel. 605-914.

Norway: NORSK A/S PHILIPS, Electronica Dept., Sandstuveien 70, OSLO 6, Tel. 680200.

Peru: CADESA, Av. Alfonso Ugarte 1268, LIMA 5, Tel. 326070.

Philippines: PHILIPS INDUSTRIAL DEV. INC., 2246 Pasong Tamo, P.O. Box 911, Makati Commn. Centre, MAKATI-RIZAL 3116, Tel. 86-89-51 to 59.

Portugal: PHILIPS PORTUGUESA S.A.R.L., Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. 683121.

Singapore: PHILIPS PROJECT DEV. (Singapore) PTE LTD., Elcoma Div., Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 25 38 811.

South Africa: EDAC (PTY) LTD., 3rd Floor Rainer House, Upper Railaway Rd. & Ove St., New Donfrontine, JOHANNESBURG 2001, Tel. 614-2362/9.

Spain: MINIWATT S.A., Balmes 22, BARCELONA 7, Tel. 3016312.

Sweden: PHILIPS KOMPONENTER A.B., Lidingövägen 50, S-11584 STOCKHOLM 27, Tel. 08/7821000.

Switzerland: PHILIPS S.A.G., Elcoma Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. 01-4882211.

Taiwan: PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. (02) 5631717.

Thailand: PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. 233-6330-9.

Turkey: TURKI PHILIPS TİCARET A.S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 435910.

United Kingdom: MULLARD LTD., Mularia House, Torrington Place, LONDON WC1E 7HD, Tel. 01-5806633.

United States: (Active Devices & Materials) AMPEREX CORPORATION, Providence Pike, SLATERSVILLE, R.I. 02876, Tel. (401) 762-9000.

(Passive Devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.

(Passive Devices & Electromechanical Devices) CENTRALAB INC., 5855 N. Glen Park Rd., MILWAUKEE, WI 53201, Tel. (414) 228-7380.

(IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.

Uruguay: LUZILECTRON S.A., Avda Uruguay 1287, P.O. Box 907, MONTEVIDEO, Tel. 91 4321.

Venezuela: IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, CARACAS, Tel. 3605 11

For all other countries apply to: Philips Electronic Components and Materials Division, International Business Relations, Building BAE-3, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Tel. +31 40 723304, Telex 35000 phctnl